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PREFACE
The work described in this document was performed under the Space Station
Phase B Extension Period Study (Contract NAS8-25140). The purpose of the
extension period has been to develop the Phase B definition of the Modular
Space Station. The modular approach selected during the option period
(characterized by low initial cost and incremental manning) was evaluated,
requirements were defined, and program definition and design were accom-
plished to the depth necessary for departure from Phase B.
The initial 2-1/2- month effort of the extension period was used for analyses
of the requirements associated with Modular Space Station Program options.
During this time, a baseline, incrementally manned program and attendant
experiment program options were derived. In addition, the features of the
program that significantly affect initial development and early operating costs
were identified, and their impacts on the program were assessed. This
assessment, together with a recommended program, was submitted for NASA
review and approval on 15 April 1971.
The second phase of the study (15 April to 3 December 1971) consists of the
program definition and preliminary design of the approved Modular Space.
Station configuration.
A subject reference matrix is included on page v to indicate the relationship
of the study tasks to the documentation.
This report is submitted as the appendixes to Data Requirement SE- 02.
iii
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Appendix A
PRELIMINARY PART I CPCEI SPECIFICATION
FOR THE SUMC EXECUTIVE PROGRAM
A.l SCOPE
This specification establishes the requirements for performance. design.
test. and qualification of computer programs identified as the SUMC exec-
utive program for the Modular Space Station (MSS).
The computer program contract end item (CPCEI No. TBD) consists of pro-
grams and supporting information required to support on-board application
programs in one or more processing configurations (simplex or multi-
processor) operated as a single data management subsystem.
A.2 APPLICABLE DOCUMENTS
The following documents (tentative list) of exact issue shown. form a part of
the specification. In the event of conflict between documents referenced
here and detailed contents of Sections A. 3~ A.4. and A. 10. the detailed
requirements in Sections A. 3. A.4. and A. 10 shall be considered
superseding requirements.
A. MSFC Advanced Aerospace Computer. Report No. SP-232-0384.
6 July 1970.
B. Data Processing Requirements SE-02, Section 2. 1. 1
C. Instruction Set Definition; SE-02, Section 2.3
D. Multiprocessor System Configuration; SE-02. Section 2. 1. 3
A.3 REQUIREMENTS
This section specifies the performance and design requirements for the
SUMC executive program for the data management subsystem of the Modular
Space Station. The subsystem is defined as being made up of one or more
SUMC systems operated as simplex or multiprocessor systems. inter-
connected (distributed) with the Space Station data bus. Additional
communications and controls exist in the multiprocessor systems to permit
partitioning and ope ration as multiple simplex systems.
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The following parag raphs refer to a set of units operating as a
multiprocessor, simplex, or simplex partitioned multiprocessor.
The executive program design shall accommodate the three basic processor
configurations with automatic programmed switch at least between the
multiprocessor and partitioned configurations. The distributed systems
may reside in any Space Station module or any attached experiment or free-
flying module. The program organization shall be such that ground support
systems can tailor the executive program to meet requirements of individual
proces sors.
A. 3. 1 Performance
The executive shall control and monitor the utilization of DMS resources by
Space Station application programs and ensure the high availability and
usability of the DMS processing capability. The permitted degradation will
be consistent with the stated design objectives relating to reliability, flex-
ibility, and modularity. Common functions or services will be provided by
the executive when it can be clearly demonstrated that the centralized
approach will result in cost reduction, improved performance, or increased
likelihood of total mission success. Total system optimization will be
stressed by the establishment of the following major objectives.
A. Control and Monitor - The executive program shall control all DMS
resources and maintain the status of all programs in a multi-
programming environment, and in a multiprocessing environment
if required by the proces sor configuration. Scheduling algorithms
will be included that consider program priorities, timing require-
ments, availability of input, and DMS status and current DMS
utilization factors. Utilization measurements or statistics and
checkpoint or log recordings will be accumulated consistently
with the current activity level and external requests. The most
recent measurements will be available for display to the crew or
for automatic controls in the executive or application programs.
B. Reliability - The functions provided by the executive shall be struc-
tured in such a way that detected and undetected errors in secondary
functions and application programs will have minimum impact on
primary or more-critical processing functions. The error source~
2
included are hardware or software as well as those originating in
system specifications. The approach shall permit the level of
testing and verification of components to be consistent with the
availability requirement of the component or associated function.
C. Flexibility-The executive shall include functions to permit
concurrent development of many application programs without
explicit knowledge of unit or channel addresses and processing
techniques of other applications. The addition, deletion, or
modification of DMS units should have minimum impact on
application programs.
Executive processing functions such as program scheduling shall
be alterable to accommodate different mixtures of periodic and
event scheduled application proces sing, either of which may have
real-time constraints. General capabilities to conserve main
storage may include, but not be limited to:
1. Program module sharing among applications.
2. Application program segmentation and dynamic loading.
3. Auxiliary memory communication or data queues.
4. Resource availability tests for applications.
D. Modularity-The executive program will be structured such that
components relating to particular configurations, functions, or
components can easily be modified, redefined, or omitted without
redesigning other components. The design shall permit the auto-
matic generation of the executive program for various simplex and
multiprocessor configurations by ground support programs and the
reconfiguration from multiprocessor to a single or multiple simplex
operation in flight, The latter will occur as a result of manual or
external request, or will be automatic upon detection of a failed
component.
The executive shall continue to operate and control a predefined
subset of system functions with processor degradation to a single
CPU, a single IOC, and a single main memory unit, A nondestruct
3
or auxiliary memory unit is not required if the processor is
normally restarted with a program load over the data bus,
controlled by another CPU or telemetry and power interface.
E. Common Functions or Services - The capability shall be included to
permit functions of the executive or application programs to be
implemented as a set of subprograms to minimize the main memory
requirement for peak processing periods and to take advantage of
available memory during off-peak periods. Re-entrant or serially
reusable (closed) routine pools will be supported by the executive
to decrease memory requirement. The functions may include
but not be limited to:
1. Mathematical or general digital proces.sing.
2. Auxiliary or bulk memory support.
3. Subprogram loading by application request,
4. Intra- or intersystem/program communication control.
5. Program development or test support.
6. Dynamic data checkpointing and recovery/restart.
A. :.. 1. 1 System Requirements
The executive program design shall facilitate the development, testing, and
on- board execution of Space Station subsystems and experiment application
programs. Each processor shall be initially loaded by an interface with an
operating processor or other external signal. In the case of a multi-
processor, the initial load may result in a simplex configuration, which will
be expanded under programmed control to a multiprocessor or simplex
partitioned processors. Initializing a simplex partitioned processor shall
always be under programmed control if the multiprocessor is accomplishing
an operational function.
The executive program will be structured as a heirarchy of subprograms
defined to meet the objectives listed in Section A. 3. I, of which the highest
or highest subset has primary control over primary or critical DMS func-
tions. The control hierarchy is to insure that most complex proces sing
functions and the majority of all program logic can be isolated from primary
system control function in the event of detected and undetected failures.
Either may imply nonisolated error conditions.
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Application program.s are supported through an interface similar to secondary
subprograms of the executive. In addition to isolation, the structure will
permit more efficient response to application program demands of high
priority with respect to certain secondary executive functions. Application
program hierarchy will be utilized to simplify isolating program respon-
sibility during anomalous processing s status recording, or while preparing
status displays for the crew.
A. 3. 1. 1. 1 System Management
The executive program will configure or reconfigure a processing subsystem
from a set of intraconnected units made up of the following unit types and
channels up to the maximum numbers specified:
A. Central processing unit (4).
B. Input/output control unit(3),
C. Main memory units (15).
D. Auxiliary memory units (4).
E. Data bus channels (8).
F. Auxiliary memory channels (2),
G. Alternate auxiliary memory channels (2).
The program structure and control organization will be such that the
majority of reconfigurations from single unit failures can be accomplished
in less than TBD milliseconds exclusive of checkpoint data retrieval.
System management shall include any of the following types of services:
A. Processor reconfiguration.
B. Initial program loading.
C. Interrupt processing.
D. Centralized status or error monitoring.
E. Register conditioning and control of DMS units.
F. System log (data or statistics recording).
G. System debugging aids (hardware or software).
H. Control of common subprograms or data.
I. Intra- or interproces sor communication control.
5
Control constants or variables resident in main memory and relating to one
processor will be referred to as the"system control table. II The table may
have continguous locations or in alist structure but sets of information relating
to particular functions will be referred to as "system (function name)
control blocks. II
A. 3. 1. 1. 2 Program Management
Program control shall be provided for program load, initiate, scheduling,
execution, and termination processing of all executive subprograms q.nd
application programs. Up to TBD unique program definitions will be
permitted, each of which may involve up to TBD subprograms in an
established hierarchy. Subprograms may contain SUMC instructions, tables,
or dynamic variable sets and will be referred to as modules in subsequent
paragraphs.
Each module will contain a program control block containing descriptive
information and control constants or variables. Once loaded, the program
control block will be modified only by executive control logic. The program
control blocks will be utilized to construct task control blocks for all top-
level program modules having direct responsibility of resources assigned
by the executive. The task control block will contain control constants or
variables associated with the corresponding program and will be resident
in main memory between the time of initiation and termination.
Common control constants or variables relating to modules or tasks will be
retained in a task control table or a program control table. The tables may
be defined as contiguous memory locations or as a scattered (list)
structure, but in both cases, the logical elements corresponding to individual
modules or tasks will be referred to as task control blocks or program
control blocks.
A. 3. 1. 1. 3 Resource Management
The total processing capability of the data management subsystem (DMS) can
be thought of as maximum utilization of all DMS units allocated in an optimum
fashion to a set of application programs. DMS resources include memory
space and control processing unit or channel time. General resource
6
allocation or control functions rrlay be defined to accorrlrrlodate sirrlilar
requirerrlents in application processing relating to any Space Station
subsysterrl.
A. 3.1.1. 4 Input/Output Managerrlent
The set of prograrrl functions shall provide services associated with access
or cOrrlrrlunication control of all input/ output controller units, data bus
channels, data bus terrrlinals or attached units, and auxiliary or bulk
rrlerrlories. The prograrrl shall accept requests for single or rrlultiple
cOrrlrrlunication sequences to be accorrlplished on derrland or at specific
tirrle intervals. Tirrle intervals rrlay be as short as 10 rrlilliseconds or
rrlultiples of SOrrle TBD COrrlrrlon base tirrle interval.
A. 3. 1.2 Operational Requirerrlents
The Space station digital data processing includes guidance, navigation,
attitude control, DMS rrlaintenance, on-board subsysterrl checkout, and
other rrlore detailed requirerrlents described in docurrlents previously listed
(Section A. 2). The on-board prograrrls irrlplerrlented to rrleet total Space
Station processing requirerrlents are identified as application prograrrls that
operate under control of an executive prograrrl that has prirrle responsibility
for the integrity and effectiveness of the DMS.
To rrleet the systerrl requirerrlents, the executive prograrrl will be defined
such that rrlinirrlurrl logic is required to exercise prirrlary control over the
data rrlanagerrlent subsysterrl. Figure A-I depicts the prirrlary control flow
arrlong the rrlajor processing functions. The control flow and secondary
executive functions will be arranged in such a way that hardware-assisted
isolation of executive functions can be irrlplerrlented as well as isolation of
specific application functions. The requirerrlents for the executive will be
discussed by rrlajor function in the following paragraphs.
A. 3. 1. 2. 1 Systerrl Managerrlent
The subfunctions rrlay include any routine or shared processing sequence
whose COrrlrrlon definition tends to reduce systerrl cOrrlplexity and increase
systerrl flexibility, visibility, and reliability as well as providing the
7
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required top-level DMS sequencing operations. The subfunctions will at
least provide the following types of capabilities:
A. System Initiation/Reconfiguration/Termination-Provides for the
initialization of a particular SUMC processor of DMS and system-
level alterations during a period of operation, and accomplishes
a shut-down sequence at termination of a period of operation.
B. Interrupt Processing -To save machine status, analyze status
information, post completion of anticipated interrupt or micro-
programmed internal traps, record all unanticipated interrupts,
and restore machine status or pas s control to a CPU dispatching
routine.
C. Dispatching-An available CPU to the next processing function to
be accomplished based on current system status and scheduling
parameters preestablished by program management.
D. Common Services -Are provided for application programs and
executive subprograms or routines such as system control table
updating, event or timing signals, message handling for inter-
or intraprocessor system communication, power conservation
sequences, or any frequently used processing function that may
be coded as a re-entrant or reusable routine.
E. Status Monitoring-Statistics gathering, system log control and
manipulations, and debugging aids to detect undesirable aspects
of system operation and in general permit real-time analysis of
on-board proces sing performance.
F. Centralized Control-Of proces sing sequences and error detection/
recovery logic including incident recording in the system log and
checkpointing. Checkpoint reloads of the executive and critical
tasks are accomplished as required, and the requesting execution
of system maintenance programs.
A. 3.1. 2. 1. 1 Input to System Management
Input in the form of requests for services including messages to be forwarded
to the system log or other program tasks in the same or any distributed
processor. An external signal will be accepted as a signal to accomplish
system initialization, reconfiguration p or termination. Other sources of
information are
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A. Auxiliary memory.
B. System control table.
C. Program control table (and blocks as required).
D. Task control table (and blocks as required).
A. 3.1. 2.1. 2 Output from System Management
Outputs consist of information placed in output parameters or variables
associated with the request and possible updates to auxiliary memory or the
system log. In addition, any table or control block listed above as input
can be updated.
A. 3. 1.2. 1. 3 Processing
Details of the proces sing accomplished vary with the particular service
provided. But except for the servicing of the external control signal and
system control table updating, the request processing and information
gathering functions are controlled by status information in the system
control table. Requests to update key system parameters must come from
the communications or displays and controls program or at least be verified
through either of those programs. External signals or configuration control
signals will be verified independent of application programs or by manual
intervention, at least in the manned mode of operation. Key subfunction
processing is described as follows:
A. System Initiation-Shall be accomplished by a microprogrammed
sequence activated by a signal originating external to the processor.
The signal will force one processor to preload configuration control
registers to connect a CPU, an IOC, and at least one main memory
unit. An I/O read request is then initiated to load a larger proces-
sor initiation routine from auxiliary memory or from a predefined
terminal address. If the I/O completes normally, control is passed
to the routine loaded. Otherwise, the sequence is repeated,
alternating predefined addresses or configuration control variables
TBD times before a configuration control reset is attempted.
Initiation is not complete until basic executive, communications, and
displays and control programs are activated. If a checkpoint restart
is to occur, it is verified from information on auxiliary memory and
accomplished during system initiation.
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B. System Reconfiguration-May occur at any time following a success-
ful system initialization. The request may come from DMS
maintenance programs, the crew or from an internal executive
function recognizing an interrupt indicating a specific CPU, IOC, or
memory unit failure. The current operating status of the processor
is maintained in a system configuration control block which contains
the current status and parameters associated with each unit.
Parameters associated with reconfiguration requests are formatted
in similar blocks which are used to replace the original blocks in
the system control table. If the request is to partition a multi-
processor, the basic executive routines and queues are copied to
the designated memory module before each configuration control
register is modified. The reverse process is accomplished by
assigning the designated partitioned processor's units to the
currently controlling proces sore
C. System Termination-Will be accomplished when a request is
received from the crew or external command from a designated
terminal source or remote processor. The termination routine will
permit immediate termination of application programs leaving the
executive program in a postsystem initiation state or immediate
termination of all programs and power down of each unit. If
auxiliary memory is available on the processor, the normal term-
ination is to signal the request to predesignated application
programs, delay a specified time period, checkpoint the executive
queues, and proceed as with the immediate termination request.
D. Interrupt Processing-Is accomplished in the initial load routine to
complete system initialization but during normal operation,
interrupt proces sing routines will store system status relating to
the interrupt. If the interrupt is expected, the appropriate system
interrupt control block is examined to determine the action to be
taken.
For power failure or other critical system indications, signals may
be directed to other processors and error detection/recovery logic
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is executed immediately. Other interrupts may be flagged as
acknowledged in the interrupt control block or designated queue
entry and further processing delayed. In the latter case, proces-
sing will be resumed by the responsible task when selected by the
CPU dispatch routine.
E. Dispatching - Will normally be entered directly from short interrupt
processing routines to insure that most processing will be accom-
plished based on software assigned priorities without arbitrary
distinction between executive and application functions. The
dispatching function will modify system status by providing scratch-
pad memory content control, presetting hardware logic for data or
instruction protection mechanisms, and assigning a CPU to the
highest priority task ready for execution. The dispatching mech-
anism will permit selection of task from a queue dedicated to a
particular CPU or a queue shared by more than one CPU.
F. Common Services -Such as control of a system log, program
messages, or shared modules and are always controlled by system
control table variables. Processing sequences are preestablished
for dispatching by a system wait and post routine. The two routines
manipulate control blocks that describe sequences that are waiting
for some event and a queue of sequences that are ready for proces-
sing by a CPU. System log control and manipulation include
switching on and off combinations of flags in the system control
table and forcing the main memory log buffer areas to be recorded
on auxiliary memory or be reused without recording. At least
a double - buffer technique will be used to increase the log retention
capability. When practical, unallocated main memory areas may
be utilized to accommodate recording peaks. Requests to retrieve
portions of the log or log control variables will be accomplished
by display and controls programs.
Message queueing for program communication may utilize main or auxiliary
memory and the queue will be serviced by a program communication routine
of the executive operating as a task similar to an application program. The
program control table is accessed to determine the routing required for
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a particular message. Intraprocessor messages are output on request from
the receiving program, but interprocessor may be sent unsolicited or on
request from the designated processor.
A. 3. 1.2.2 Program Management
The program management function will establish the current processing
schedule and load, initiate, or terminate all program tasks. The task may
be any processing function of the executive application, including:
A. DMS maintenance.
B. Experiment processing.
C. On-board checkout.
D. Flight operations.
E. Flight support.
The algorithms utilized in program management will insure adherence to
resource limitation parameters contained in the system control tables. The
tables are maintained by resource or system management, and the param-
eters include limits on space and proces sing time. The scheuling flexibility
shall provide for immediate or queued requests for program management
services.
Request to load a single or multiple program modules that contain program
text (instructions, constants, variables, or any combination) will be
serviced. If initiation is also requested, the program control block
associated with the module is used to create a task control block. If initia-
tion is not involved, the program control block and module responsibility
are assigned to the requesting task. Termination processing involves
insuring that resources assigned to the task are released or otherwise
accounted for.
A. 3. 1. 2.2. 1 Input to Program Management
Input in the form of requests for services may originate from any program
executing under control of the executive or from other functions or sub-
programs of the executive. All requests are associated with a task control
block and except for queued initiations, the contents of the task control block
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and the corresponding program control block are acc essible. Depending on the
requested function, an event control block and the following information
sources are also utilized:
A. Activity schedule table.
B. System control table.
C. Task control table.
D. Resource control table.
A. 3. 1. 2. 2. 2 Output of Program Management
Outputs consist of information placed in output parameters or variables
associated with the request and possible updates to:
A. Task control table.
B. Program control table.
C. Task control block (referenced and/ or requesting programs).
D. Program control block (referenced and/ or requesting programs).
E. Event control block (referenced or requesting programs).
F. System control table.
G. System log.
A. 3.1. 2. 2. 3 Processing
The program control tables will be maintained to indicate which programs
(one program for simplex operation) are executing, ready to execute, wait-
ing on an event or set of events, or in an inactive state. The latter also
requires that information be maintained as to the memory and memory
locations containing the program or program modules. Also, the conditions
under which the program is to be automatically initiated by the executive
or is allowed to be initiated by requests from other programs is maintained.
Requests for services, actions taken, and statistics relating to performance
are recorded in the systems log as currently requested by flags in the
system control table.
A. Task Scheduling-Or short term 'real-time program scheduling is
accomplished from information contained in the system control
table and temporary or permanent queues. Periodically, the
activity schedule table is utilized to update the short- or near-term
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scheduling para:meters. The activity schedule table is a top-level
schedule for controlling the on-board experi:ment, subsyste:m, or
:manual activities. DMS :maintenance is a support progra:m function
nor:mally scheduled by crew request and is handled by the DMS
executive progra:m si:milar to any application progra:m. The differ-
ence is that an interface will be defined to per:mit DMS :maintenance
to execute priviledged instructions and request configuration changes.
B. Task Initiation-Will nor:mally occur as the result of servicing a
syste:m queue relating to a processor state change, elapsed ti:me,
a specific ti:me, or other defined event. The state change :may be
a processor utilization level :maintained by syste:m :manage:ment
state flag :modified by the crew through the display and control
interface or changes in re:mote status :monitored by I/O :manage:ment.
The progra:m control table is referenced to establish the status of
the progra:m :module referenced. If the :module is in :main :me:mory
and is inactive or is re-entrant, a task control block is initialized
and is placed in a processor work queue. If the :module :must be
loaded, control is passed to a :me:mory content control routine.
C. Content Control-Processes requests to delete, load, or overlay
progra:m :modules. Loading and deleting requires passing control
to resource :manage:ment to release or acquire :main :me:mory
locations. If progra:m overlay is involved, the location will be
verified to be currently assigned to the requesting tasks.
D. Control and Support Subfunctions - Will be designed to per:mit
application or executive tasks to:
1. Execute-Standard routines controlled by the executive and
:made available to any application progra:m to reduce :main
storage require:ment.
2. Load-A single or :multiple progra:m :modules that contains
instructions, constants, variables, or co:mbination in a :main
:me:mory location currently controlled by or dyna:mically
assigned to the requesting task.
3. Delete-Any progra:m :module or :modules acquired by a load
request and optionally return :main :me:mory responsibility to
the executive.
15
4. Initiate-A program task and assign the responsibility to the
requesting task or the executive. The program control table
is referenced to validate the request and to locate the refer-
enced program before accomplishing the task initialization
function.
5. Terminate-A program task making the request or any refer-
enced task whose responsibility is currently assigned to the
requesting task.
6. Wait-Or delay execution or the requesting task until a specific
time, elapsed time, event, or events have occurred. The
request will be processed by the wait routine or system
management and is associated with a system event control
block. The control blocks will be chained to describe single
or multiple conditions for subsequent execution of the task.
The task is placed in the ready status when the executive has
posted the last event required to satisfy the chained conditions.
7. Post-Will be accomplished by the corresponding system
management routine when the requesting task references a
system event control block in memory to which the task has
data store privileges. The associated task will be removed
from the waiting status if all of the chained conditions are
satisfied or when the first unconditional event has completed.
E. Task Termination-Is accomplished by an executive task when a
terminate request is received from another executive function or
from an application program having responsibility for the refer-
enc·ed task. Checks are made to insure that system resources have
been returned with exception of dictionary controlled memory
locations. When the request is for self-termination, the main
memory associated with the request reference is returned as a
normal operation; all other purge operations are considered
abnormal and will be handled by nonresident executive logic.
A. 3.1. 2. 3 Resource Management
DMS resources include input/output channels and directly addressable main,
auxiliary, or bulk memory locations. Any DMS unit or group of units that
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accomplish a specific function may be considered a resource. The set of
resources will be monitored, controlled, or reas signed by the executive
program manipulating resource description tables or data list structures
describing the particular resource. Requests for resources shall be for
immediate allocation or to be queued for resource availability based on a
priority relationship among the requesting programs. By chaining system
event control blocks, control may be returned to the task prior to allocation.
The resource management function will provide allocation control for any
shared DMS resource by updating a resource control table, a specific
resource control block, or system queue and thus provide a capability for
application programs to coordinate usage of any shared Space Station
resource and communication signal. In coordination with wait and post
functions of program management, a general capability will be provided for
the control of shared resources such as data tables, hardware units, and
re-entrant or reusable program routines. At least the following major
subfunctions will be included:
A. Immediate Allocation or Release-Of a standard size block or
multiple blocks of main or auxiliary memory. Control of bulk
memory usage shall be by use of generalized support functions.
B. Define or Delete a Temporary Queue-By name and insert, read,
or remove an entry of a temporary or permanent queue.
C. Permit a Program to Test-The status of a particular queue or
resource by returning information contained in the associated
control block and to optionally enter a queue to seize and lock
a control block on a shared or exclusive use basis.
D. Immediate or Queued Requests -For a real-time clock signal,
an elapsed time signal, or other event that is associated with
a common application or executive monitored event.
E. Resource Recovery- By relocation of allocated areas or by forcing
release of a particular resource.
The queue mechanism shall permit main or auxiliary memory storage
and at least the following entry ordering and servicing:
A. First in is first out.
B. Last in is first out.
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C. Out by relative position.
D. Out by priority order.
A. 3.1. 2.3.1 Input to Resource Management
Input in the form of requests for shared or exclusive use of a resource or
set of resources may originate from any program executing under control
of the executive or from other functions or subprograms of the executive.
The following information sources are also utilized and associated control
blocks and/or queue entries:
A. Task control table.
B. Program control table.
C. System control table.
D. Resource control tables.
A. 3. 1.2.3.2 Output of Resource Management
Outputs consist of information placed in output parameters. resource control
table. and the program control block associated with the requesting program.
Any table or block listed as input may be updated.
A. 3.1. 2. 3. 3 Processing
Queues that are dynamically created and deleted are considered temporary
and need not have the exact structure of a queue that is defined to accomplish
a continuous function. The latter may be designed to permit a limited
number of queued requests or no queueing and be organized to minimize
overhead for such functions as main memory or proces sor allocation.
Each queue defined is associated with an executive control program routine
that services the request or that performs general queue maintenance
functions. Routines such as memory allocation shall be designed to minimize
fragmentation of memory space and retain an allocation table such that
statistics on memory usage can easily be extracted. Memory space shall
be recovered quickly even though a failure occurs in a particular program
with space currently allocated.
The attributes of the queues and chained queue entries are dependent on the
requrements of the function to be accomplished and the queue service routine.
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Examples of attributes are:
A. Queue identification.
B. References to responsible program or particular service routine.
C. Priority or precedence and request related parameters.
D. Clock, elapsed time, or other event references.
Service routines will be provided to accomplish subfunetions of resource
management described below. Requests for services, actions taken, and
statistics relating to performance are recorded in the system log as
instructed by flags in the system control table.
A. Permanent Queues - Will be implemented similar to temporary
queues except where the function is well-defined and requires
high efficiency. An example could be the queue for dispatching
of a CPU to the next task to be executed. Queues such as the
system log will appear permanent to an application program, but
may be temporary with respect to the executive. Other system
queues defined and maintained by the executive include:
1. Main memory allocation.
2. Auxiliary memory allocation.
3. System log.
4. System messages.
5. Cyclic initiation.
6. Elapsed time interval.
7. Orbit or mission time reference.
B. Primary Support Subfunctions - Will reference allocation queues or
control blocks and permit application or executive tasks to:
1. Acquire-Control of standard size blocks of main or auxiliary
memory. The size will be a function of the main storage
protection mechanism or conventiently addressable auxiliary
memory areas. Access to auxiliary memory will always be
controlled by an I/O management function based on allocation
information in the system auxiliary memory control block.
2. Drop- Control of specified block or blocks currently controlled
by the requesting tasks. Any information contained within the
blocks will no longer be available.
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3. Pas s - Exclusive or shared control of specified block or blocks
currently controlled by the requesting task to a specified
program by means of the system communication function.
Exclusive control or ownership is always unique to a particular
program executing as a task or eligible to become a task.
Shared control will be verified through use of the owner's
identification or name and testing the identification and current
control block status with respect to shared resource control
logic.
C. Temporary Queues - May be defined in memory blocks as signed to
the executive or the requesting application task. In either case,
the same basic function is accomplished with re-entrant routines.
But queues defined in executive blocks contain only basic control
information and a limited amount of optional data specified with the
request. Queues defined in memory owned by a requesting task will
allow elements to be added or removed with optional data length
fixed with the queue definition request.
D. Executive Queue Support-Subfunctions are defined and utilized in
conjunction with the wait and post functions of program management.
A queue may be defined as having a binary chain to define simplex
or parallel control entries. The major subfunctions are:
1. Enqueue - Which requests that an element be added to the
specified or named queue if it currently exists; otherwise,
define the queue and then add the entry. The request may be
to test status; define if required, and add an entry; add only
if a queue is not built. The optional data specifies the queue
name and simplex or parallel control branch. If an entry is
made, control is optionally returned to the task unit controlling
position of the queue is acquired. The service order will be by
priority or FIFO with exclusive-request selected before shared
requests.
2. Dequeue - Will remove an entry from the specified queue regard-
less of the chain position as long as it references the requesting
task.
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E. Application Queue Support Functions -Are defined and utilized in
conjunction with the wait and post functions of program management.
The function is used implicitly with the auxiliary memory access
method of I/O management. The queue entries may be placed in
main or auxiliary memory but top level control information will
normally be in main memory. The implementation will include
at least the following subfunctions:
1. Define -A main or auxiliary memory queue with entries to be
limited to the length and number specified. Multiple tasks
may reference the queue but only if the name and identification
of the defining task is known.
2. Put-To add an entry to the queue. If auxiliary memory is
utilized, the request is satisfied with supporting function of
I/O management.
3. Get-To remove or read an entry of the queue. Removal
permits reuse of the memory without redefining the queue.
As with the Put subfunction, I/O management is required if
auxiliary memory is involved.
4. Remove-All entries from the specified queue or remove the
definition which prohibits further reference until redefined.
A. 3. 1. 2.4 Input/Output Management
An input/ output interface program will be included that provides a capability
to permit concurrent development of many application programs and isolate
software development from hardware development or changes to a significant
extent. The interface will at least permit support software to be utilized for
program instruction generation without explicit knowledge of physical device
addresses or intersubsystem data flow paths and while the program is
executing, knowledge of current input/output activity of other programs.
Any exception or requirement of such knowledge should be handled either by
utilizing executive queueing facilities or by taking advantage of hardware
characteristics.
The program requesting services must provide its own buffer control
processing. The buffer and I/O control above the basic access routine
may be in the form of a shared support program for one or more application
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programs. The queueing logic of resource management is an example of
shared support and may be used by application programs. The request for
service may involve a single terminal poll operation or multiple operations
in the form of chain of requests.
A. Request Handling - Determines the status of the units and queues
associated with the request signals, abnormal condition to
program management or the requestor, and normally chains the
request for subsequent processing by the initiation function. The
requests may involve data transfer to or from remote units or the
monitoring to detect changes. in remote data sources for posting
of control blocks (~31 total).
B. Initiation-Involves merging of outstanding requests that must be
accomplished at the current or next available time period. Separate
sequences are built for each data bus channel from periodic and
aperiodic request queues.
C. Completion Processing-To signal an application program that a
specific request has been satisfied, pas s status information relating
to the request.
D. Auxiliary Memory Access Routine-To allocate or release space and
accomplish read and write operations for executive or applications
programs. Main memory requirements will be reduced for proces-
sing functions or for communication among programs. The space
may be shared by more than one program or program tasks, but
requests are always for fixed length read or write operations
( ~ 4096 words) either sequentially or by relative position in the
allocated space.
E. Bulk Memory Access Routine-Shall provide control similar to
auxiliary memory support but only for sequential reading and
writing logical sets of data corresponding to a particular subsystem
or task.
A. 3. 1. 2. 4. 1 Input to I/O Management
Input in the form of requests to accomplish periodic or
data bus terminals or units attached to such terminals.
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aperiodic polling of
All requests are
associated with a task control block and a corresponding program control
block. The following information sources are also utilized.
A. System control table.
B. Task control table (and blocks as required).
C. Resource control table (and blocks as required).
D. r/o periodic request queue (and blocks as required).
E. r/o aperiodic request queue.
A. 3. 1. 2.4.2 Output of I/O Management
Outpurs consist of signals to program management, information placed in
output parameters or variables associated with individual requests, and
possible updates to:
A. Task control block (requestor).
B. Resource control blocks.
C. System control table.
D. System log.
A. 3. 1. 2.4.3 Processing
Requests for r/o related processing will be accepted from application or
executive tasks. The requesting task must provide data buffers. Multiple·
requests may be outstanding for a task and execution of a task may be
delayed at any subsequent time by issuing a wait request to the executive.
Each request is associated with a particular task, resource, and event
control block.
A. Request Handling-Provides an interface to permit program tasks
executing concurrently on a multiproces sor or with interleaved
segments on a simplex processor to effectively share communica-
tion channels and units. The function will provide a high level of
abnormal interference protection among program tasks by validating
requests against executive defined or monitored variables or
control blocks. The major subfunctions will be:
1. Open-Will be required to build or precondition a system
resource control block to permit and verify inc;ividual
program task requests with respect to communication channels
or units and areas of main or auxiliary memory.
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2. Close - Will be required before task termination to verify
normal completion of related processing function and release
or pass responsibility of system resources.
3. Start-Which references an individual or chain of individual
read or write commands and a specific system resource
control block. Integrity checks are made before the request
is placed in the aperiodic request queue. Each request is
as sociated with a system queue control block which links the
request to the program task and permits asynchronous task
execution unless a wait is also requested by the task.
4. Poll-Is similar to a start except the request is placed in the
periodic request queue. The queue is organized and merged
with the aperiodic request queue to satisfy different sample
intervals for individual tasks, even though usage of com-
munication channels and units may coincide. Program
execution may be independent of periodic I/O but poll request
options will permit posting or initiation when data is received
or if a change has occurred to a discrete or analog limit check
included in a current poll request.
5. Stop- Is is sued by the program task to remove a previous poll
request from ·the periodic request queue. 1£ a task terminates,
checks are made to insure that poll requests are not currently
queued.
B. I/O Initiation-Is entered as a periodic program, directly from the
request handling or other executive action such as I/O completion
processing. Requests are checked to determine if the requesting
task is permitted to enter a particular queue. Certain queues are
designated for more request monitoring, thus permitting a program
hierarchy to be defined within the executive or support programs
for more efficient control of storage protect keys or shared devices
and paths.
C. I/O Request Merging-Of requests will accomplish optimization of
data bus and auxiliary memory communication consistent with the
priority/precedent relationship that exists among the requesting
tasks. The result of the merge operation is a chained sequence of
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read (command) and write (response) instruction for an I/O channel.
The unit is directed to process the chain, store status, and signal
the processor upon completion. The status is checked and
appropriate output generated prior to initiating additional action
on the particular channel.
D. I/O Completion Processing-Will analyze the status flags that were
stored in main memory by the preceding chain of commands issued
on a particular input/output contToller channel. For normal status
conditions D associated system event control blocks are posted and
I/O initiation may be re-entered. Abnormal status is handled by
a request retry routine unless inhibited by a flag in the system
resource control block in which case the abnormal status is placed
in the system event control block and the request is posted as
complete.
Eo Auxiliary Memory Access-Is used to read or write fixed length
data blocks or segments of data blocks either sequentially or by
specifying the relative data position. The routine may be utilized
to read or write preassigned auxiliary data blocks as long as the
data identification and owning program or program task are known.
New data blocks can be named and assigned until the maximum
block threshold is reached for the requesting task.
Usage can be exclusive or shared with other tasks as defined under
request handling subfunctions.
F. Auxiliary or Bulk Memory Acce s s - The acces s routine maintains
the auxiliary memory control parameters with respect to the tasks
that have issued an open request. The memory unit control
commands are generated to provide standard recovery or retry
sequences, integrity of individual program data~ and efficient
utilization respecting a limit number (TBD) of priority levels.
A. 3. 1. 3 Data Base Requirement
The following paragraph specifies the data items that are a1.;' integral part
of the executive or items which may be contained within application
programs but referenced by the executive. The contents of other main
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or auxiliary merrlOry data items are not important unless they indirectly
relate to resource allocation or resource recovery, reconfiguration or
program relocation, checkpointing, or other subfunction of the executive.
The data required for the executive may be satisfied by contents of auxiliary
memory or by direct input from a central controlling proces sor. Except
for the auxiliary memory and the description of the activity schedule, the
data base requirements hold for a distributed proces sor but to a more
limited level. Bulk memory requirements are TBD.
A. 3. 1. 3.1 Auxiliary Memory
The first data locations of each auxiliary memory unit shall contain an
initialization routine. This routine will contain instructions and data
required to load and activate the primary executive, displays and controls,
and communication programs. The preceding programs and data shall
provide sufficient capability to control the subsequent system initialization
processing including the updating of main or auxiliary memory locations
under external control. For normal updating, other memory contents are
described by a dictionary which follows the primary routines on each unit.
A. 3.1.3.1.1 Initialization Routine
The routine will be made up of instructions and data sufficient to establish
the preferential storage area and force the processor to load the primary
programs. The data and logic are organized to inhibit all interrupts
except those directly associated with the auxiliary memory transfer and
hardware failure detection logic of units accomplishing the load and
initialization function.
A. 3.1. 3.1. 2 Primary Programs
Primary programs and data are located in fixed auxiliary memory locations
identified in the initialization routine. The data contains information to
replace the current contents of preferential storage areas and any informa-
tion required to initialize the following main memory data areas to a state
that will support external communication to the primary executive function:
26
A. System control table.
B. Program control table (and blocks as required).
C. Task control table (and blocks as required).
D. Resource control table (and blocks as required).
E. Cyclic initiation queue.
Ao 3. 1. 3. 1. 3 Auxiliary Memory Index
An index will be maintained to all locations and queues defined in the
executive or areas assigned to any program.. The entries shall contain
at least the following information to describe auxiliary memory usage:
A. Responsible program.
B. Space allocated.
C. Physical location.
D. Current status.
E. Access history.
A. 3. 1. 3. 1. 4 Other Allocations
Additional usage of auxiliary memory will be tailored to the capabilities
selected for the particular Modular Space Station processor by ground
support and will depend on the dynamic state of the on-board programs.
The activity schedule table will be included if the processor is not to receive
all task assignments from an external interface.
The following, as well as additional items, may have space allocated
depending on the processor responsibilities.
A. Program library.
B. System log.
C. System messages.
D. Checkpoints.
E. Activity schedul e.
A. 3. 1.3.2 Control Tables or Blocks
The exact data structure and data items beyond the preferen't:ial storage
area (PSA) will be determined in subsequent design efforts. But the
following subparagraphs present basic guidelines and describe a structure
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and lists data iteITls consistent with systeITl objectives, operational require-
ITlents, and design requireITlents presented in other paragraphs of the
docuITlent. PerITlissible values for the data iteITls and the internal audit
checks will be established during detail design.
The systeITl-level data structure is shown in Figure A-2 along with the
relationship to physical DMS units. The subparagraphs describing the data
structure are organized by ITlajor Executive ITlanageITlent function.
A. 3. 1. 3.2. 1 SysteITl ManageITlent
SysteITl level control of DMS processing is ITlaintained by the CPU hardware
and ITlicroprograITlITled logic utilizing data in scratch-:-pad ITleITlory (SPM)
and ITlain ITleITlory preferential storage areas (SPS) assigned to each CPU.
The initiation sequence loads the initial load routine and data in the PSA
assigned to the controlling CPU during systeITl initialization. All PSA's
are preset by the initial load routine following the loading of priITlary DMS
prograITls and subsequent to passing control to the executive prograITl con-
tained in the set of priITlary prograITls. Every PSA of a processor will
point to a single systeITl control table which references addition data
required for the priITlary progr 'ITl set. Each PSA will contain at least the
following inforITlation with replication as required by the current CPU
ass ignITlents:
A. Scratch-pad IneITlOry refresh or checkpoint data.
B. Interrupt control data and prograITl pointers.
C. Input/output and ITleITlory unit assigllITlents.
D. Channel control data and prograITl pointers.
E. CPU identification and alternate PSA pointer.
F. Current contents of address translate unit.
G. Current contents of configuration state unit.
H. Pointer to the systeITl control table.
I. Currently assigned task control block.
A. 3.1. 3.2.1. 1 SysteITl Control Table
The priITlary control inforITlation for the executive prograITl will be con-
tained in contiguous ITlain ITleITlory locations to ITliniITlize probleITls of
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base register assignments. The table shall be organized in two parts
corresponding to the constants and variables required by system. m.anage-
m.ent functions. Variable length data with respect to program. generation or
operational processing m.ay be referenced by data item.s in the system.
control table (SCT) and stored noncontiguously as scattered blocks of data
or stored as additional tables. SCT m.ay contain the following item.s of
inform.ation or additional key system. inform.ation:
A. Packed reference data for tagging (date, tim.e, orbit param.eters,
etc. ).
B. Processor configuration data and unit status (CPU, IOC, MMU,
and auxiliary m.em.ory).
C. System. m.anagem.ent control data (system. queue control blocks,
etc. ).
D. Com.m.on support control data (checkpoint or log control flags, etc.).
E. Pointers to system. control blocks.
F. Pointers to other executive tables.
A. 3. 1. 3. 2. 1. 2 System. (Function) Control Blocks
The individual form.ats and data contents as well as the num.ber of each type
will be determ.ined during program. generation to tailor the executive pro-
gram. to the requirem.ents of the particular processor. To a lim.ited extent,
this definition m.ay be m.odified by the system. reconfiguration routine.
Control blocks will be defined for in at least the following areas:
A. CPU dispatching
B. Reconfiguration requests.
C. Log queue and request control.
D. Checkpoint queue and request control.
E. Mes sages queue and request control.
F. Mes sage routing.
G. Interval tim.er control.
H. Real-tim.e clock control.
I. Elapsed tim.e or real-tim.e signal request queueing.
The highest level control block for a particular resource m.ay contain
constants established during program. im.plem.entation or system. generation.
Optional fields m.ay be included during program. im.plem.entation and be
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checkpointing s logging, or executive function control logic. The information
contained may include but not be limited to:
A. Current status and priority.
B. Un~que identification.
C. Program control block reference.
D. Task control block reference.
E. Normal termination count.
F. Abnormal termination count.
G. Control flags for log or measurement functions •
. H. Optional measurement variables.
As with the task control table, the contents will depend on the display and
real-time control requirements but each entry shall not exceed eight
32-bit words.
A. 3. 1. 3. 2. 2.4 Task Control Block
Additional temporary display and control information relating to a task shall
be in a unique task control block, but shall remain defined only for the time
between initiation and termination of the corresponding task. The control
information shall only be the information required to maintain a single-
thread processing sequence and not more than one additional level of
executive program control relating to asychronous events. Microprogram.-
med interrupts or internal processing traps may require two levels.
Information may include but not be limited to:
A. Normal processing initiation reference.
B. Processing restart reference point.
C. Current status.
D. Task control table reference.
E. Register save areas (stwo levels).
F. Current location (s two levels, processing suspended).
G. Parent task reference.
H. Offspring task reference.
I. Resource allocation thresholds.
J. Current resource holdings (or references).
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selected while generating the executive program for a particular processor.
The purpose is to select system debug or monitor and data recording func-
tions. Data recording may be in preassigned variable fields or the system
log. Each subordinate control block shall contain only basic variable
parameters relating to the function and the identification of the requesting
or responsible task.
A. 3.1. 3. 2. 2 Program Management
Program Management functions utilize two basic control block structures
corresponding to main memory content and processing sequence control.
The program control table contains constants and variables utilized by
routines to initiate, terminate, or provide support functions to on-board
programs. During processor operation, the table contains pointers to the
currently loaded program modules and corresponding program control
blocks. For those program modules with prime processing responsibility
within an application, additional priviledges or services are provided.
The control constants and variables for the latter will be referred to as
'task' rather than 'program'.
A. 3. 1. 3.2.2. 1 Program Control Table
Program modules that are currently resident in main memory will have
location references and current status maintained in the program control
table. Any frequently used program module shall be included, even though
it may not be currently resident and the location reference will indicate the
auxiliary memory location or the remote processor responsible for supply-
ing the module. Other information may include but not be limited to:
A. Sharable module status.
B. Module size.
C. Immediate reuse probability.
D. Normal exit count.
E. Abnormal exit count.
F. Program or task control block pointer.
G. Module text pointer.
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The selection of information for individual programs will be determined by
the DMS status display requirements and the real-time program control
algorithms implemented and shall not exceed four words.
A. 3. 1. 3. 2. 2. 2 Program Control Block
Every program module will be stored in auxiliary memory during any
execution cycle to simplify restart and recovery procedures even though
the program may be normally stored in bulk memory or in a ground-support
facility. Frequently used programs will remain in auxiliary memory to
reduce loading overhead and complexity and to reduce the delays that would
result from immediate initiation demands. Every program or program
module will be described by information contained in a program control
blockD and the block will reside with the module regardless of current
placement in the memory hierarchy.
The program control block will contain a fixed-length basic section for all
modules D which will contain at least the following type of information.
A. Unique module identification.
B. Program name or code.
C. Module size.
D. Module characteristic flags.
Modules that are eligible for initiation as a task will have additional
information in an extension area of the program control block. The exten-
sion area will always have the same organization but because resources
requirements may vary, the block length may be different for different
modules. The extension area will at least contain the following type
of information:
A. Execution priority and entry references.
B. Internal instruction and/or data references.
C. External instruction and/ or data requirements.
D. Resource requirements and utilization limits.
A. 3. 1. 3. 2. 2. 3 Task Control Table
Every program module eligible for initiation as a program task will have
current status reflected in the task control table for displa.y to the crewD
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A. 3.1. 3. 2.3 Resource Management
Resource management is responsible for maintaining control information
describing currently available DMS resources, resource allocation criteria.
and resources currently assigned to the executive or application programs.
While a resource is allocated, the control information shall identify the
resource and the task or tasks utilizing the resource. In addition, optional
resource utilization flags will be maintained to control log or monitor
functions.
A. 3. 1. 3. 2. 3. 1 Resource Control Table
Common constants and variables relating to resource monitoring and control
will be mai'ntained in the resource control table to simplify display, check-
pointing, monitoring, and allocation or deallocation proces sing logic. The
table shall either contain or reference system queues defined or utilized by
any executive function.
A. 3. 1. 3. 2.3.2 Resource Control Blocks
Control blocks shall be defined to control the use of DMS resources but
every attempt shall be made to minimize the unique formats required.
Unique control blocks will be required for proces sor and memory allocation
to minimize processing overhead.
A. 3. L 3. 2.3.3 Queue Control Block
Main or auxiliary memory storage areas allocated to a task and identified
as a single logical set will be controlled as a single unit by the executive
data defining or used to control the logical set maintained in a queue control
block. The queue control block may contain but not be limited to the
following information:
A. Unique queue identification.
B. Response task reference.
C. Currently allocated storage blocks.
D. Allocated storage block limit.
E. Multiple -task access control flags.
F. Responsibility reassignment control flags.
G. Current status.
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The executive program shall include the following permanent or dynamically
defined system queues and associated contr()l blocks:
A. Program library.
B. Activity schedule (access only).
C. System log.
D. System messages.
E. Checkpoints.
Any system queue that is expected to increase in size beyond a level
acceptable (TBD) to have resident in main memory or which must be duplicated
for system integrity shall be assigned to auxiliary memory.
A. 3. 1. 3.2.4 Input/Output Management
Except for remote status monitoring D all data bus input and output will be
accomplished by specific communication control commands defined by an
application program. The executive program will be responsible for device
and channel addresses D validating requests to insure system integrity,
merging sequences of control commands D initiating IOC processing of
merged sequences, and postprocessing of completed sequences. Control
commands by application programs references shall be supported by
application units attached to data bus terminals or discrete or analog line
serviced by remote data acquisition/distribution units. The references
are always symbolic designation and the actual address is established by
support programs and the executive program. Access to auxiliary or bulk
memory will always utilize routine and control blocks defined by the I/O
management routines.
A.3.l.3.2.4.1 Input/Output Control Table
The physical unit and channel addresses and current status will be main-
tained in the input/output control table or in associated control blocks (TBD).
The information may include but not be limited to:
A. Symbolic identification.
B. Unique unit identification.
C. Current channel assignment.
D. Current status.
E. Reference to responsible task.
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F. Reference to aperiodic request queues.
G. Reference to periodic request queues.
H. Remote status monitor control data.
I. Auxiliary or bulk memory access control data.
J. Control flags for log and measurement functions.
K. Optional measurement variables.
A. 3. 1. 3. 2.4.2 Aperiodic Request Queues
Any program may request (START) input from or output to remote units by
preparing one or more communication control blocks. The blocks will
contain data bus command words and command data or references to
response data area assigned to the requesting task. Data bus channel
references will not be permanently assigned but are preupdated based on
information contained in the input/ output control table. The executive
program shall signal requesting programs on the first request subsequent
to a channel addres s switch.
Input/ output management will maintain a set of unordered queue elements
and as time becomes available on the required channel, the elements will
be merged to a single communication sequence and passed to the input/
output control unit servicing the channel. Each request element will contain
at least the following information:
A. Task control block reference.
B. System event control block reference.
C. Communication control block reference.
D. Predicted channel time.
E. Channel reference.
A. 3. 1. 3.2.4.3 Periodic Request Queues
Periodic data bus communication will be requested similar to aperiodic,
except that the executive program will maintain the queue elements following
a merge operation. Once a task has requested periodic communication
(POLL), the elements are retained until the task terminates or a request is
received from the task (STOP). The queue elements contain the same
information as with the aperiodic requests and the following information.
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A. Poll time interval.
B. Time reference requirement (or acceptable delay).
A. 3. 1. 4.2.4.4 Remote Status Monitor Blocks
Control information shall be maintained by input/output management standard
control of remote units and additionally, permit applications to request or
cancel requests for posting of system event control blocks (SECB) when a
referenced condition changes. One or more disc rete conditions shall be
mapped to a single SECB. The data structure may correspond to the I1Reference
to responsible task" contained in the input/ output control table. The monitor
set may be less than the "responsibility.set" and therefore monitor mask
flags shall be provided. The discrete conditions may include out-of-limit
analog conditions as well as changes in a particular discrete signal line.
The information maintained shall include:
Ao Monitor mask.
B o Monitor interval by task (by task or SECB).
C. Reference status.
D. Task reference.
E. Analog input limit check.
F. Analog output gain setting.
G. Current status.
A. 3. 1. 4.2.4. 5 Auxiliary Memory Access
Control blocks shall be defined sufficient to interface with resource manage-
ment functions and permit access to auxiliary memory areas by TBD
tasks concurrently. The control data will be sufficient for programmed
control logic to insure the security and the integrity of stored data to the
task level. Auxiliary memory space shall be definable as discrete areas
with access permitted for reading or writing by tasks on a shared or
exclusive basis. Basic control information for each area will be maintained
in blocks as defined for auxiliary memory queues in resource management.
A. 3. 1. 4.2.4.6 Bulk Memory Access
A subset of the control blocks required by the auxiliary merlory access
routine will be utilized to support sequential read or write oi bulk memory.
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A. 3. 1. 4 Human Performance
The executive program organization permits operation of DMS in manned
and unmanned phases of Modular Space Station buildup. During manned
operation, the direct interface requirements for the crew shall be limited
to forcing system initialization, reconfiguration, or termination. The latter
two and at least the following crew control and monitor actions shall be
permitted through an executive, displays and controls; or a communications
subsystem interface.
A. Output current DMS configuration status.
B. Output current application program status.
C. Output current DMS utilization levels.
D. Change current DMS configuration.
E. Change current application program status.
F. Change current system control table parameter.
Preliminary validation and crew or ground communication processing is the
responsibility of the particular subsystem. The executive program
processing is limited to final checking of configuration change requests in
order to ensure integrity of the system and the actual accomplishement of
the changes. Other crew actions will be defined for DMS but will not
directly affect the executive.
A. 3.2 CPCEI Definition
The following subparagraphs specify the functional relationships of the
executive program to other on-board programs and hardware. Government-
furnished items relating to program development or operational processing
will be identified.
A. 3. 2. 1 Interface Requirements
The interface to application programs and the executive program will be
limited to communication data in main memory in the form of well defined
and monitored data blocks. Requests and response to requests by the
executive will occur in conjunction with the processor switching between
the non-priviledged and priviledged mode of executing instructions in a
simplex processor. In a multiprocessor, the requests and responses may
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be controlled by well-defined queues and lock indicator manipulated by a test
indicator, set, and skip type instruction.
A significant portion of the tixne required for execution sequence or task
switching can be reduced by register replication in the SUMC. Additional
time can be reduced by microprogramming portions of task switching, I/O
request merging D and I/O completion processing.
A. 3.2. 1. 1 Interface Block Diagram
Figure A-3 is a system level flow depicting the relationship among the major
subsystems. The following paragraph presents a more detailed description
of the control and data flow between the executive functions and external
interfaces.
A. 3. 2. 1.2 Detailed Program Interface Description
All application programs with the exceptions of displays and controls, DMS
maintenance, and certain communications programs utilize a standard
communication interface with the executive. The exceptions require more
complex data blocks for communication and significantly more parameter
testing is required to insure a high level of system reliability. The interface
will always utilize the standard priviledged and non-priviledged processor
modes except for well verified DMS maintenance routines and then only for
subfunctions requiring priviledged instructions.
A. 3.2. 1. 2. 1 Program Generation and Documentation
Each application program is a set of one or more elements or program
modules each of which are described by a program control block. The
control block is made up of a fixed portion and a variable portion. The
fixed portion includes the module identification, the size, and characteristic
flags. Flags are at least included to describe the following characteristics:
A. Instructions or data.
B. Re-entrant instructions or data constants.
C. Task status eligibility.
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Appendix B
DATA BUS SYSTEM SPECIFICATION FOR THE MODULAR
SPACE STATION DATA MANAGEMENT SUBSYSTEM
B. I SCOPE
This specification defines the data bus design and performance requirements
for the Modular Space Station data management subsystem.
B.2 APPLICABLE DOCUMENTS
B.3 REQUIREM.£NTS
B. 3. I Data Bus Definition
The data bus for the Modular Space Station (MSS) shall provide for the
distribution of analog and digital data throughout the MSS experiment and
logistics modules when attached to the MSS. The data bus shall consist of
the following assemblies:
A. Data bus terminals (DBTI s).
B. Modems.
C. Remote data acquisition units (RDAU's).
D. Coaxial cable.
E. Coaxial cable couplers.
F. Coaxial cable terminations.
G. Shielded pair cables.
B. 3. I. I General Description
An overview of the total data distribution system for the MSS is shown in
Figure B-1. A redundant bus is shown for both the analog and digital data
bus es. Redundant modems and terminals are provided for cJ.'itical functions.
The analog data buses provide for audio and video transmissi.ons directly on
assigned frequency division multiplexed channels. The audit. system utilizes
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single sideband suppressed cBl.rrier and submultiplexing techniques to
accornrnodBl.te up to 48 audio channels. The video system utilizes standard
CATV (cable television) techniques but employs a highel' safety margin by
using additional 2; MHz gUBl.lC'dbande between video channeb.
The digital data bus system contains three lO-MBPS FDM channels. The
digHal data bus opeX'ates under control of the input/ output controller
(a computing assembly) and interfaces with subsystem and experiment
elements thX'ough digital d&ta bus terminals, standaX'd X'emOl:e data acquisition
'lJl.nits, and customized intedace adapters considered to be parts of the sub-
system or experiment serviced. The data rate between the DBT and each
input/ output device (RDAU oX' customized interface adapteX') is I MBPS per
channel.
B. 3. L 2 Missions
The data bus in conjunction with the computing assemblies is 1!sed to support
MSS subsystem and experiment opeX'ations during the 10-year operational
ol'bital lifetime of the MSS.
B. 3. 1.3 Operational Concepts
B. 3. 1. 3. 1 Analog Data Distribution
The analog data bus shall distribute video and audio signals through dedicated
FDM channels. Any receiver capable of being tuned to that channel can
monitor all transmission in that channel. Thus, several video monitors may
monitor the same transmission. The contX'ol of transmitting and receiving
devices may be accomplished remotely and automatically where the device
controls are connected to the digital data bus or where analog controls are
connected to separate FDM channels interfacing with a command decode
functional unit. Most controls, such as on-off switches, may be operated
remotely through the use of the control functions of an RDAU on the digital
data bus. However, it is anticipated that most of the analo[j system control
will be accomplished manually. On=off functions may be hrndled remotely
from the control stations, but such things as video receiver channel selectors
shall be controlled manually, eithezo with a lC'otaX'y= or p\\!6h~,utton=typechan-
nel selector switch.
The audio system shall contain an emergency voice channel at baseband with
preempts all other audio channels and bypasses all on-off switches. In
addition, three FM entertainment channels shall be provided on a 24-hour
basis for astronauts off duty. Previously recorded analog magnetic tapes
shall be selected according to channel and time.
Telephone channels shall be handled with standard telephone circuit
techniques, except that no central switching unit is necessary with the
channels. These channels shall provide enough capacity to carryall required
station-to - station conve rsations, Space Station-to - ground calls, and con-
ference calls requiring up to eight different stations tied in simultaneously.
B. 3. 1.3.2 Digital Data Distribution
The digital data distribution system shall transfer data by the use of an
asynchronous TDM/FDM data bus. Three 10-MBPS digital channels shall be
used in a command response operational mode to handle the generated data.
All digita'l operations on the data bus shall be controlled by the executive
routine of the subsystem computing facility multiprocessor through its inputl
output controller (IOC). In the event of scheduled maintenance or emergency
shutdown of this facility, bus control will be as sumed by the experiment
computing facility. Each device connected to the data bus shall be controlled
by a data bus terminal (DBT) which serves as the interface between the data
source and the data bus. One of three data bus channels shall be available to
each DBT by the proper modem selection. A Dl;3T shall contain up to three
modems to allow different data channel selections.
Each terminal will be commanded by the control processor at pre-
programmed intervals. These intervals may vary depending on the applica-
tion and are adjustable by making modifications to the executive program.
The most common interrogation intervals are O. 01, 0.1, 0.5, 1, and
10 seconds. Data bus terminal interfacing with subsystem devices such as
RDAU's will be commanded at regular intervals depending on the measure-
ment criticality.
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B. 3. 2 Characteristics
B. 3.2.1 Performance
The data bus for the Modular Space Station data management subsyst~m
shall meet or exceed the requirements contained in the following subsections.
B. 3. 2.1. 1 General
The data bus shall be capable of distributing audio, analog, video, and
digital signals throughout the Modular Space Station and associated experi-
ment modules when they are attached to the MSS. Channel allocations shall
be in accordance with Figure B~2.
B. 3.2.1.2 Emergency Channel
An emergency voice channel which preempts all other audio channels and
bypasses all on-off switches shall be provided.
B. 3. 2. 1. 3 Telephone Channels
Forty-eight telephone channels, each having a bandpass from 300 to
3,000 Hz shall be provided. These shall be submultiplexed by SSB/SC/ AM
in the frequency range from 60 to 252 KHz and distributed with a minimum
of 90 percent intelligibility. Audio channel p~rformance requirements are
indicated in Table B-1.
B. 3. 2. 1.4 Entertainment Channels
Three entertainment channels shall be provided. These shall be frequency
modulated onto carriers of 1. 0, 1. 15, and 1.3. MHz, with a bandwidth of
150 KHz centered about each carrier frequency.
B. 3.2. 1. 5 Video Channels
Nine video channels shall be provided. Each video channel shall have a
6 -MHz vestig ial sideband AM bandwidth and a 2 MHz guardband. These
shall be located at 8 MHz intervals beginning at 6.75 MHz anj extending
to 76. 75 MHz with a minimum detected signal-to-noise ratio of 39 db. Video
channel performance requirements are indicated in Table B·l.
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Table B-1
AUDIO CHANNEL PERFORMANCE REQUIREMENTS
Receiver
Bandwidth:
Noise figure:
Dynamic range:
Sensitivity:
Transmitter
Bandwidth:
Modulation:
Unmodulated Carrier Power Output
3 KHz
30 db
50 db
Minus 105 dbm with the specified
bandwidth and noise figure at
20 11 C ambient temperature
3 KHz
Single-sideband suppressed
carrier
21 dbm
Table B-2
VIDEO CHANNEL PERFORMANCE REQUIREMENTS
Receiver
Bandwidth:
Noise fig.ure:
Dynamic range:
Sensitivity:
Transmitter
Unmodulated carrier
power output:
Modulation:
Bandwidth:
4.75 MHz (6 MHz vestigial)
10 db
40 db
Minus 98 dbm with the specified
bandwidth and nois e figure at
20° C ambient temperature
28 dbm
Vestigial sideband
4.75 MHz (6 MHz vesdgial)
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B. 3.2. 1.6 Digital Data Channels
The data bus shall be capable of accommodating up to eight digital channels
capable of distributing biphase signals at rates up to 10MB PS, with bit
errors les s than one in 107 bits. Three channels shall be located in the
frequency range of 140 to 300 MHz, with double sideband amplitude modula-
tion techniques and a detected signal-to-noise ratio of at least 2.2 db.
Channels I, 2, and 3 shall have center frequencies of 140, 210, and 300 MHz
res pectively. Digital performance requirements are indicated in Table B- 3.
B. 3.2.1. 6.1 Message Formats
All communications or messages in data bus digital channels shall either be
"commands" generated by the laC or II responses" generated by one of the
digital data bus terminals (DBT). These messages shall be transmitted in
an ordered sequence and consist of a combination of l8-bit words.
The digital data bus shall accommodate the word formats shown in Fig-
ure B-3. Four types of l8-bit words are identified as "A, II "B, " tIC, " or
liD" words. An "A" word contains the DBT address and command; a "B"
word contains a word count, the device instruction, and the I/O channel
address; a "c" word contains status; a "D" word contains data. Command
messages occur in the form of an "A" word, followed by data if any, and
ending with a "B" word. A normal response to a command consists of the
echoed "A'l word, followed by up to 32 data ("D") words, and ending with a
"c" word. Each bus transmission starts with a synchronization burst
followed by an "A" word, data if any, and ends with either a "B" or "C"
word. In a device-to-device transfer, an additional AI and B' word are
transmitted from the laC to the DBT as two data words, i. e., having
identical formats as an "All and "B" word, but containing a lead zero rather
than a lead one. This data provides the address of the second device and
contains any necessary control information. The DBT then reinserts the
lead ones and uses these data words as control words for device-to-device
transmis sions.
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Table B-3
DIGITAL CHANNEL PERFORMANCE REQUIREMENTS
Receiver
Data rate:
Data coding:
RF bandwidth:
Modulation:
Noise figure:
Sensitivity:
Response delay:
Center frequency:
Signal-to-noise ratio:
Bit error rate:
Transmitter
Data rate:
Data coding:
RF bandwidth:
Modulation:
Unmodulated carrier
power output:
Turn-on delay:
10 MBPS per channel
Manchester type II biphase Code
format
l5 MHz ± o. 5 MHz per channel
Double-sideband amplitude modulation
8 db
Minus 9l dbm with the specified
bandwidth and noise figure at
20" C ambient temperature
2. 3 microseconds maximum
Channel 1 - 140 MHz
Channel 2 - 210 MHz
Channel 3 - 300 MHz
22 db minimum
10- 7 maximum
10 MBPS per channel
Manchester type II biphase coding
format
25 MHz ::I: O. 1 MHz
Double- sideband amplitude modulation
20 dbm
400 nanoseconds maxi num
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B. 3.2.1"6.2 System Timing
Information transfer between data bus connected devices occur in the
formats specified in paragraph B. 3. 2.1. 6.1. This paragraph describes
the timing of each sequence.
Transfers between the IOC and DBT are illustrated in Figures B-4 and B-5.
Figure B-4 shows the normal sequence for transfer of data from the DBT to
the IOC (identified as a read mode). In a typical read sequence, the IOC
transmits synch, an "A" word, and a "B" word to the DBT. This requires
something less than 6 microseconds. In response, the DBT generates a
synch burst, an echo "A" word, up to 32 16-data-bit plus 2-control-bit-data
words, and ends with a "c" word containing terminal status information.
This requires approximately 63 microseconds. The total response time
(from time of command initiation to receipt of message) is approximately
73 microseconds with circuit and propagation delays accounting for approxi-
mately 4 microseconds. In the event special data is required from an I/O
device such as a remote data acquisition unit (RDAU), a special request
sequence must be serviced, whereby a large time delay of 738 microseconds
is allowed for data transfer from an I/O device to the DBT at 1 MBPS. The
IOC issues a command consisting of synch, an "A" word, and a "B" word.
This requires approximately 6 microseconds. The DBT responds with a
synch, an echoed"A" word, and a "c" word. This also requires approxi-
mately 6 microseconds. After a delay of 8 microseconds, the DBT transmits
the "B" word to the I/O device (hereafter assumed to be an RDAU). This
transfer requires approximately 19 microseconds. The RDAU responds
within 4 to 14 microseconds with the data transfer taking up to 576 micro-
seconds for a total elapsed time of approximately 638 microseconds, allowing
for circuit and propagation delays. The typical read sequence is th~n initi-
ated to bring data to the IOC. Total elapsed time will be less than 710 micro-
seconds. The data bus channel is only occupied for 85 microseconds and
other functions can be performed during the channel free time.
Figure B- 5 illustrates the typic al write mode. The IOC transmits a synch
word, an "A" word, up to 32 18- bit data words, and a "B" "i/O rd, requiring
63 microseconds·. The DBT responds with a synch word; a~:, echoed
"A" word, and a IIC" word. After a delay of 8 microseconc.s. a "B" word is
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transmitted to the RADD followed by up to 32 data words. Total elapsed
time will be less than 680 microseconds. The data bus channel is only
occupied for approximately 12 microseconds however, and can be utilized to
perform other functions.
The sequence for terminal to terminal information transfer is shown in
Figure B -6. In the event that both terminals are not on the same channel,
a preliminary command must be sent to switch one of the terminals (identified
by the addres s of the II A" word) to the other's frequency channel. This
sequence is not shown in the figure. The IOC transmits a synch, an
"A" wo rd, and "A" data word, a" B II data word, and a "B" word. The D BT
responds with a synch word; and "All word, and a "C" word. After a nomi-
nal delay time (approximately 1 microsecond), the DBT transmits another
synch word; an A' word, up to 32 l8=bit data words, and a B' word. The
DBT identified by the address field in the A; word receives the data and
responds with a synch word; an echoed At word, and a IIC:I word. This
sequence is repeatable with AI and B' words issued with each terminal-to-
terminal transfer sequence. The total sequence will require less than
than 84 microseconds, but .occupies the data bus channel for the full amount
of time. Therefore, the data bus channel is occupied for the total length of
time required for terminal-to-terminal transfer. The reset command is
issued to the DBT identified by the "All word to reset the FDM channel, if
necessary, and to reset the registers containing the AI and Bt words.
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B. 3.2.2 Physical Characteristics
The physical characteristics for each data bus element shall not exceed
the following:
Element
DBT - Digital
DBT - Audio
DBT - Video
Coax Cable
Coax Coupler
Coax Terminator
Shielded Pair Cable
RDAU
Weight· Power Volume
TBD TBD TBD
TBD TBD TBD
TBD TBD TBD
TBD N/A N/A
TBD N/A TBD
TBD N/A TBD
TBD TBD TBD
TBD TBD TBD
B. 3.2.3 Reliability
Failure rates (per unit) per million operating hours shall not exceed the
following:
Element
DBT - Digital
DBT - Audio
DBT - Video
Coax Cable
Coax Coupler
Coax Terminator
Shielded Pair Cable
RDAU
56
Failure Rate
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
B. 3. Z. 4 Maintainability
The capability shall exist to isolate, replace, and return the major mal-
functioning elements to a fully operational status within 1 hour after
malfunction detection.
B. 3. Z. 5 Operational Availability
The capability shall exist to support selected subsystem operations at all
times in orbit.
B. 3. Z. 6 Safety
Safety requirements shall be in accordance with the safety requirements of
the MSS specification (TBS).
B. 3. 2.7 Environment
The environmental requirements shall be in accordance with the natural and
induced environments specified in the MSS specification (TBS).
B. 3. 3 Design and Construction Standards
Design and construction standards shall be in accordance with MSS
specification (TBS). Unique design and construction requirements will be
accommodated on an "add or delete" basis.
B. 3.4 Logistics
Logistics requirements shall be in accordance with those of MSS
specification (TBS).
B. 3. 5 Personnel and Training
Personnel and training requirements shall be in accordance with those of
MSS specification (TBS).
B. 3.6 Interface Requirements
Interfaces between data bus elements and with other MSS ele~nents are
indicated as follows.
B. 3.6.1 Power
The following power will be supplied to the data bus element'~ TBD.
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B. 3.6.2 Cooling
The following provisions will be made for cooling data bus elements: TBD.
B. 3.6.3 Mounting
The following provisions will be made for installation of the data bus
elements in the MSS: TBO.
B. 3.6.4 IOC-DBT
The laC computing assembly shall communicate with the data bus in
accordance with the word formats and timing defined in B. 3.2.1.6.
B. 3.6.5 Data Bus to Subsystems or Experiments
The data bus will interface with subsystem or experiment elements through
standardized data bus remote data acquisition units or customized subsystems
or experiment interface units considered to be supplied with each subsystem
or experiment.
B. 3. 7 Requirements for Data Bus Elements
Performance and design requirements for data bus elements are specified in
the subparagraphs below. The input/ output controller (IOC) is a computing
assembly which is not a part of the data bus. Pertinant laC specifications
are included to illustrate the interrelationship between the laC and data bus
elements.
B. 3. 7. 1 Digital Data Bus Terminal
The digital data bus terminal shall contain the necessary logic, buffering,
and control to interconnect the data bus with the following units:
A. Remote data acquisition units (RDAU).
B. Customized subsystem interface units and experiment
interface units.
C. Direct connection to subsystem and experiment elements.
The data bus terminal interfaces shall be in accordance with Figure B-7.
The DBT logic shall accept lO-MBPS Manchester Type II biphase coded
digital data from the modem, decode the addres s and functional codes,
and perform the necessary steps to execute the particular command. The
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DBT shall interface with one of 8 I/O channel devices at 1 MBPS with a
bipolar NRZ code. Each DBT shall respond only to a uniquely assigned
hardware programmable address. Each DBT shall contain up to three plug-
gable modems, which are specified in Section B. 3. 7.2.
B. 3. 7.2 Modems
The digital DBT modems shall interface with the bus controller, trans-
mission line, and data bus terminal logic to provide compatible input/output
characteristics. The modem shall accept Manchester Type II biphase coded
data at 10 MBPS and modulate this waveform on an rf carrier of 140, 210,
Qr 300 MHz. The transmitter out-of-band characteristics shall be in
accordance with Figure B-8. The total transmitted power shall be approxi-
mately 16 dbm.
The modulated RF carrier shall be accepted by the receiver portion of the
modem. The receive section of a transmitting modem shall be turned off
during the transmit cycle to prevent overloading and possible erroneous
operation. The 10 MBPS Manchester coded waveform shall be derived from
the detector and transmitted to either a data bus terminal or the bus control-
ler. The .receiver out-of-band characteristics shall be in accordance with
Figure B-9. where the bandwidth is 25 MHz to accommodate the
10 MBPS waveform.
B. 3. 7.3 Couplers, Cable, and Terminator
The data bus shall be kept in a matched condition for optimum operation by
the use of three-port couplers.
Each of these connectors shall have a characteristic impedance of 75 ohms
to match the data bus low loss 75-ohm cable characteristics. Terminators
shall be used to match the characteristic impedance at the ends of the
coaxial cable.
B. 3. 7.4 Remote Data Acquisition Units
The RDAU shall perform the following operations:
A. Signal conditioning shall be accomplished through preconditioning
networks of the analog multiplexer and a programmable gain
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amplifier immediately following multiplexing. The signal condition-
ing shall provide the required gain/bandwidth characteristics
required for a particular application.
B. Both analog and digital multiplexing circuits shall be provided to
accommodate up to 16 channels of digital data multiplexed in
groups of 8, and up to 30 analog channels. The multiplexers shall
handle any combination of analog channels and any combination of
sets of eight (8) digital channels.
C. The A/D conversion bit rate shall equal the clock rate in the
RDAU. The A/D converter output shall be digitally compared
with high and low limits extracted from a self-contained memory.
If the measured parameter exceeds either limit, the return data
shall be flagged with the out-of-limit channel address as an out-
of-tolerance condition.
D. The control logic shall allow for 16 control function outputs to
provide on-off control. A separate control signal shall switch to
either the on or off state.
B. 3. 7.5 Input/Output Controller
The input/ output controller shall perform the following functions:
A. Control all data bus information flow.
B. Control the acquisition of data for onboard data processing.
C. Control the transmission of data from the digital computer and
main memory to other subsystem elements.
These functions are performed by two units:
A. Computer interface unit (CIU).
B. Subsystem interface unitt computer (SIU / C).
All IOC functions shall be under the supervision of the central processor
unit (CPU). The IOC shall consist of a computer intel"face unit and a sub-
system interface unitt computer.
B. 3. 7.5. 1 Computer Interface Unit
The computer interface unit (CIU) shall:
A. Receive, decode, and control the execution of input i output
commands initiated by the CPU.
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B. Fetch detailed input/ output control sequences from main memory
and execute these control sequences.
C. Fetch data from main memory for transmission to the data bus
via the SIU / C.
D. Serialize commands and data to be transmitted.
E. Deserialize information received from the data bus.
F. Provide for transmitting data and commands to as many as
three data bus channels simultaneously.
G. Provide for receiving data from as many as three data bus
channels simultaneously.
NOTE: For Items F and G the total number of data bus
channels is three. Anyone channel may transmit
or receive on the same frequency, but not
simultaneously.
H. Provide for controlling and performing bidirectional communica-
tions with auxiliary memory units.
I. Provide buffer storage for data and commands being
communicated to and from the data bus.
J. Control the storage of information received from the data DUs
into main memory.
K. Provide timing and internal synchronization.
L. Signal the CPU upon termination or completion of data
communications.
M. Generate parity bits and test for parity for information stored
and fetched from memory.
N. Provide for testing of IOC operational status under CPU control.
O. Monitor status of data integrity and signal the CPU upon failure
of integrity tests.
B. 3. 7.5.2 Subsystem Interface Unitt Computer (Modem)
The SIU / C shall consist of up to three sets of transmitter and receivers and
associated modulation, demodulation, circuitry, filtering, and signal condi-
tioning called "modems. II Each modem operates on a carrier frequency
separate from other modems and will use the same carrier frequency for
both transmitting and receiving. Each modem will be capable of transmitting
and receiving digital information at rates as high as 10 MBPS.
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The functional requirements of the modulator=transmitter portion of each
modem shall be:
A. Apply remodulation filtering and signal conditioning to input
signals from the computer interface unit.
B. Modulate the modem carrier.
C. Filter the modulated output to confine the signal to its allocated
bandwidth,
Thte fl.mctional requiremenh of the receivex-=demodulatoE' pozotion of each
modem shall be:
A, Filter the modulated carrier input from the data bus according
to carrier frequency and bandwidth requirements.
B. Demodulate the modulated carrier input.
C. Condition the digital output signals to specified voltage levels.
B. 3. 7.6 Audio Data Bus Terminal: TBD.
B. 3. 7, 7 Video Data Bus Terminal: TBD.
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Append:i.~ C
DATA BUS BREADBOARD SPECIFICATION
IMS=DB=OOlA
C.l SCOPE
This specification establishes the requirements for the design and
performance of the information management subsystem digital data bus
breadboard.
C.2 DATA BUS UNITS
The data bus shall consist of the following umib.
C. 2. 1 Bus Interface Unit
A bus interface unit (BIU) which interfaces with a processor I/o channel and
provides control of the data bus.
C. 2. 2 Transmission Line
A transmission line consisting of:
A. Coaxial cable(s).
B. Terminators.
C. Couplers.
C. 2. 3 Modems
Modems which interface with the transmisBioltl line, bus interface unit, and
terminals to provide compatible input and output characteristics.
C. 2. 4 Terminals
Terminals contain the necessary logic. buffering, and control to inter-
connect the data bus transmission line. through modems, to the following
units:
A. Remote data acquisition unitl'll (RDAU).
B. General and special purpose computer 1./0.
C. Digital tape controllers.
D. Manual keyboards.
E. Special subsystem and e~perd.ment inte:dace unit~.
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C. 3 DATA TRANSFER REQUIREMENTS
C. 3. 1 Performance Requirements
C. 3. 1. 1 System Functional Requirements
C. 3. 1. 1. 1 System Performance Requirements
The information management subsystem data bus breadboard shall be capable
of distributing digital signals throughout the information management
subsystem.
C. 3. 1. 1. 1. 1 Multiplex Type
The data bus shall use frequency division multiplexing (FDM). All digital
signals are as signed to time division/ frequency division multiplexed
(TDM/ FDM) channels. The digital channels shall use double-sideband
amplitude modulation (AM) for modulating subcarriers.
C. 3. 1. 1. 1. 2 Data Bus Routing
The data bus shall incorporate a communication network consisting of
coaxial cable extending a maximum distance of 500 feet.
C. 3. 1. 1. 1. 3 Channels
On the Space Station, the data bus shall be capable of providing the following
channels: addressing capability for up to 8 digital channels capable of
distributing biphase signals at rates up to 10 MBPS with bit errors less
than one in 10 7• Three channels will be located in the frequency range
of 140 to 300 MHz, with Double Sideband Amplitude Modulation (DSAM)
techniques and a detected signal-to-noise ratio of at least 22 db. Channels I,
2, and 3 shall have center frequencies of 140, 210, and 300 MHz,respectively.
C. 3. 1. 1. 1. 4 Grounding
The primary power ground or return shall be isolated from the coaxial cable
shield. The internal circuit ground shall be isolated from chassis ground,
and ,the resistance between the two shall be a minimum of 2 megohms
at 25 vdc.
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C. 3. 1. 1. 1. 5 Failure Protection
In the event of a unit failure, the designs shall present a fail-safe mode;
e. g., modems will be designed to fail open and the transmission lines will
be des igned such that a normal failure will be in the shorted mode. A normal
failure in one channel shall not affect other channel operation. A redundant
data bus shall be provided to allow manual switchover, remotely controlled
switchover, and automatic switchover to allow normal equipment operation
while maintenance is performed on the failed unit.
C. 3. 1. 2 System Operation
All communications or messages in data bus digital channels will either be
Ilcommandsli generated by the BID or Ilresponsesli generated by one of the
data bus terminals (DBT). These messages will be transmitted in an
ordered sequence and consist of a combination of IS-bit words.
C. 3. L 2. I Message Formats
Figure C-I shows the word formats for information transfer over the data
bus. Four types of IS-bit words are identified as IIA, II "B, II tIC, " or ·"D"
words. An "A" word contains the DBT address and command; a "B" word
contains a word count, the device instruction, and the device channel address;
a IIC" word contains status; and a "D l' word contains data. The address
portion of the "B" word shall be 00000 if not indicating an address.
Command messages occur in the form of an "A" word, following by data
if anY1 and ending with a "B" word. A normal response to a command
consists of the echoed IJA" word, following by up to 32 data ("D") words,
and ending with a "c" word. Each bus transmission starts with a synchroni-
zation burst (C. 3. L 6. L 2) following by an "A" word, data if any, and ends
with either a "B" or "c" word. In a device-to-device transfer, an
additional "A" and "B" word (designated hereafter as AI and BI) are
transmitted from the BID to the DBT as two data words; i. e., having
identical formats as an "A" and "B" word, but containing a lead zero rather
than a lead one. This data provides the addres s of the sec m ..d device and
contains any necessary control information. The DBT then :~einaerts the
lead ones and uses these data words as control words for de Jice-to-device
tr ans mis s ions.
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C. 3. 1. 2. 2 System Timing
Information transfers between data bus connected devices occur in the
formats specified in C. 3. 1. 2. 1. This paragraph describes the timing of
each sequence.
Transfers between the BIU and DBT are illustrated in Figures C-2 and C-3.
Figure C-2 shows the normal sequence for transfer of data from the DBT
to the BID (identified as a read mode). In a typical read sequence, the BID
transmits synch, an "A" word, and a "B" word to the DBT. This requires
something less than 6 microseconds. In response, the DBT generates a
synch burst, an echo "A" word, up to 32 l6-data-bit plus 2 control-bit data
words, and ends with a "C" word containing terminal status information.
This requires approximately 63 microseconds. The total response time
(from time of command initiation to receipt of message) is approximately
73 microseconds with circuit and propagation delays accounting for approxi-
mately 4 microseconds. In the event special data is required from an I/o
device such as a remote data acquisition unit (RDAU), a special request
sequence must be serviced whereby a large time delay of 738 microseconds
is allowed for data transfer from an I/O device to the DBT at 1 MBPS. The
BID issues a command consisting of synch, an "A" word, and a lIB" word.
This requires approximately 6 microseconds. The DBT responds with a
synch, an echoed "A" word, and a "C" word. This also requires approxi-
mately 6 microseconds. After a delay of 8 microseconds, the DBT
transmits the IIB" word to the I/O device (hereafter assumed to be an RDAU).
This transfer requires approximately 19 microseconds. The RDAU responds
within 4 to 14 microseconds with the data transfer taking up to 576 micro-
seconds for a total elapsed time of approximately 733 microseconds allowing
for circuit and propagation delays. The typical read sequence is then
initiated to bring data to the BIU. Total elapsed time will be less than
810 microseconds. The data bus channel is only occupied for 85 micro-
seconds and other functions can be performed during the channel free time.
Figure Cm3 illustrates the typical write mode. The BID t:i:'&nsmitB a synch,
an "A" word, up to 32 IS-bit data wordGl, and a "B" word, ~'equiring
63 microseconds. The DBT respondlil with a roynch, an echc:led "Al' word,
and a lie" word. AfteX' €il. d<alay of g mic:X'oOGI1:CH),d&J v Q ItB II '1:1. :>:i:'d is
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transmitted to the RDAU followed by up to 32 data words. Total elapsed
time will be less than 680 microseconds. The data bus channel is only
occupied for approximately 12 to 73 microseconds, however, and can be
utilized to per form other functions.
The sequence for terminal-to-terminal information transfer is shown in
Figure C-4. In the event that both terminals are not on the same channel,
a preliminary command must be sent to switch one of the terminals
(identified by the address of the "AII word) to the other's frequency channel.
This sequence is not shown in the figure. The BIU transmits a synch, an
IIA" word, and AI data word, a B I data word, and a "B" word. The DBT res-
ponds with a synch, an "All word, and a "C II word. After a nominal delay
time (approximately 1 microsecond), the DBT transmits another synch, the
AI word, up to 32 18- bit data words, and the B I word. The DBT identified
by the address field in the AI word receives the data and responds with a
synch, an echoed "A" (AI) word, and a "C" word. This sequence is repeat-
able with AI and B I words issued with each terminal-to-terminal transfer
sequence. The total sequence will require less than 84 microseconds but
occupies the data bus channel for the full amount of time. Therefore, the
data bus channel is occupied for the total length of time required for
terminal-to-terminal transfer. The reset command is issued to the DBT
identified by the "A" word to reset the FDM channel, if necessary, and to
reset the registers containing the AI and B ' words.
C. 3. 1. 3 System Interface Requirements
The data bus shall be designed such that a constant impedance is reflected
to the transmission line, regardless of the number of active devices on the
line. Each digital channel shall be capable of terminating a minimum of
64 stations.
C. 3. 1. 3. 1 Terminations and Connections
Each terminal connection shall exhibit the transmission line characteristic
impedance and shall have the specific characteristics defined in C. 3. 1. 5.
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Each attached module shall be connected to the data bus by a branch coupler
(a three-port coaxial cable coupler specified in C. 3. 1. 5.1). Each of these
connecting points shall be terminated with a dummy termination exhibiting
the transmission line characteristic impedance when an attached module is
not present. The data bus connecting diagram is shown in Figure C-5.
C. 3. 1. 4 Modem Functional Requirements
C. 3. 1. 4. 1 Modem Per formance Requirements
C. 3. 1. 4. 1. 1 Receiver
A. RF Bandwidth-25 ±O. 5 MHz.
B. Dynamic Range-40 db minimum.
C. Receiver Settling Time- The receiver shall be capable of
responding to an input signal within O. 8 microseconds maximum
after the presence of the carrier.
D. Detection- Noncoherent detection.
E. Sensitivity-Minus 92 dbm minimum with the specified bandwidth
and noise figure at 20 DC ambient temperature.
F. Noise Figure- 8 db maximum.
G. Out-of-Band Rejection- The receiver shall have out-of-band
rejection characteristics with attenuation relative to that at the
carrier center frequency (f ) as follows:
c
L
2.
3.
4.
H.
1.
f ± 30 ~ 15 db
c
f ± 50 ?: 45 db
c
f ± 60 ?: 55 db
c
f ± 75 ?: 60 db
c
Maximum Power In put- The receiver shall be capable of with-
standing a maximum input power of 16 dbm.
Phase/ Delay Distortion Characteristics - The phase/ delay
characteristics from £ (carrier frequency) to f ± 30 or greater
c c
shall approach that of an eight-section Gaussian bandpass filter
with cutoffs at f + 15 MHz and f - 15 MHz. Delay at the
c c
f ± 30 MHz points shall not exceed the delay at f ± 10 MHz
c c
by more than 30 monoseconds.
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C. 3. L 4. L 2 Transm.itter
A. Unm.odulated Carrier Power Output-20 dbm. ±1 db.
B. Frequency Stability- The m.odem. transm.itters shall exhibit no m.ore
than 100 KHz drift from. the specified center frequency at tem.pera-
tures from. 0° to SO°C.
C. Attenuation Characteristics- The transm.itter output shall have
the frequency attenuation characteristics defined in Figure C-6.
D. Inband Am.plitude-Phase Characteristics.
C. 3. L 4. 2 Modem. Interface Characteristics
The m.odem. inter faces are identified in Figure C-7 and per form. the
following functions.
A. Serial Data Input- Connects digital data from. the DBTt s or BID's
to the m.odem..
B. Serial Data Output- Connects digital data from. the m.odem. to data
bus term.inals (DBT) and/ or bus interface units (BID).
C. Logic Signal Ground- Provides signal ground connection.
D. Carrier On- Provides a logic one level coincident with the presence
of the in-channel carrier.
E. Transm.itter Inhibit Com.m.and- Provides a logic one level to
inhibit transm.itter operation. The inhibit is released coincident
with the presence of a m.odulation input on the serial data input line,
F. Provides five lines for the input of + 12 volts,
+ 5 volts, power ground, -12 volts, and +28 volts.
G. RF Input/Output- Provides the connection to the data bus for input
and output of TDM/ FDM data. For the breadboard, the carrier
frequency will be 140 MHz.
C. 3. 1. 4.2. 1 Digital Interface
The m.odel shall accept digital inputs on the serial data input line at rates not
to exceed 10 MBPS. The m.odem. will output digital data on the serial data
output line at rates not to exceed 10 MBPS, Inputs and outputs shall be
bilevel and com.patible with TTL circuitry. This specification is outlined
in Table C- L The m.odem. shall accept a Manchester Type II form.at with
a la-MHz m.axim.um. inform.ation bandwidth and voltage levels shown in
Figure C-8.
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Table C~ 1
TTL INTERFACE SPECIFICATION
Requirement
TTL Output~
TTL Inpuig
Logic oniS
Logic ze:ro
Logic one
(of plus 2.4 volts)
Logic zero
(of 0.4 volts)
GreatiSL' than 2. 4 vo1t~ with 0.5 ma
load.
Leaa fuan 0.4 volts when sinking
5 ma cu.rrent.
Input cu:rrent less fuan 120 JJ.amps
into a positive supply.
Input cu:rrent less than 1. 6 ma into
a positive supply.
C. 3. 1. 4. 2. 1. 1 Serial Data Input
The serial data input line circuib are TTL compatible and require a.n input
current less than 120 ~am.ps from a positive £j1upply for a logic one of
plus 2.4 volts. A logic zero of 0.4, volh or l<asa requir<alil °leEHl than 1. 6 rna
sinked to a positive supply. The rise and fC111 times, meaaured between the
10~ and 90-percent amplitude pointBJ. l5lhall bra leas than TBD.
Co 3 0 1. 4.2. 1. 2 Seriai Data Output
The serial data output line will provide a logic-one greater than 2. 4l volte
at O. 5 ma load current to ground o:r 120 mic:roamps to a podtive supply.
A logic zero will be less than 0.4 volh with a 5 ma or lelul load cur:rent.
The rise and fall times, measured between the 10", and 90..,percent amp1i=
tude points, shall be less tha.n TBDo
C. 3. 1. 4.2. 1. 3 Carrier On
The carrier on line shall exhibit th<s Glamra characteristiceJ g',g those specified
in C. 3. 1. 4.2. 1. 2 and shall assume a positive one level in coincidence with
detection of the carrier roignal.
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C. 3. 1. 4. 2. 1. 4 Transmitter Inhibit Command
The transmitter inhibit command line shall exhibit the same characteristics
as those specified in C. 3 .. 1. 4. 2.1. 1. The signal must be in a logic-zero
state before transmission i~ p~rmitted by th(!;l modem.
C. 3. 1. 4. 2. 1. 5 Transmitter Power
The transmitter power line shall be leas than TBD volts wh~n the modern is
in the receive mode. When in the transmit mode, the transmitter power
line shall be greater than 28 volts at less than 700 mao
C. 3. 1. 4. 2. 1. 6 Power Input
The power input lines shall consist of five lines, + 12- volts at TBD rna.
-12 volts at TBD rna, +5 volts at TBD ma, +28 volts at 650 rna. and a power
spread which shall not rise above TBD volts in relation to logic ground.
C. 3. 1. 4. 2. 1. 7 RF Input/ Output
The rf input/output line of the modern is a 75 ohm :1::10 percent coaxial cable.
The ch&racteristics of this line are defined in C. 3. 1. 4. 2. 2 and C. 3. 1. 4. 2.4.
C. 3. 1. 4.2.2 Rf Interface
The modem shall couple data to and from the data bus transmission line on
the data bus input/ output line through a combination of a hybrid tee or rf
switch and a three-port coaxial cable coupler as in Figure C-9. The carrier
frequency shall be at 140 MHz. The connection to the coupler shall be
a BNC type connector.
C. 3. 1. 4.2. 3 Rf Isolation
The modem shall be isolated from the data bus tranamission line by the
coupling device. The amount of isolation shall be between 10 and 20 db.
C. 3. 1. 4. 2.4 Rf Input/ Output Impedance
The nominal 70-ohm input and output impedances of the modnm. interfacing
with the transmission line. shall be matched to the coupling jevice and shall
not create more than a 1 to 10 3 VSWR a.~ ili~ transmission u.<'le.
83
DIGITAL CHANNEL TERMINATION
3 Port
Coupler Type PT-1461A or Equivalent
( lL(1)=0.11 d.. f\ Data Bus) C(2)=17 db
•
Modem
r-- - - - - - - - - - - -
I ~
.. ReceiveI IL(1)=O.5 "
I Hybrid db
I Coupler C(2)=3.0I
rlh TransmitI
1
-I
I
1
,
I
i
I
IL - - -04
IL (1) = Insertion Loss At 140 MHz
C(2) :: Coupling At 140 MHz
Modem to Data Bus Coupling
Figure Cog. Modem to Data Bus Coupling
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C. 3. 1. 4. 2. 5 Modem Connector Assignment
The connector aasignmen\: for the modem shall be as shown in Table C-2.
Pin functions shall be as I1lhown in Table C =3.
C. 3. 1. 5 Coupler/ Cable Functional Requirements
C. 3. 1. 5. 1 Coupler Performance Requirements
A. VSWR- The coupler shall exhibit a VSWR no more than 1. 2 to·l
when properly terminated.
B. Coupling Factor~~'j.~he coupling device shall provide a coupling
isolation of 10 db minimum to 20 db maximum.
C. Insertion Loss- The insertion loss associated with each three-port
coupler shall be no more than O. 2 db.
D. hnpedance- The impedance of the three port coupler shall be
·75 ohms :10 percent at the data bus coQaxial cable terminations.
Table C=2
MODEM CONNECTOR ASSIGNMENT
Designation
J10
J 11 (C oCl:x)
J 12 (Coax)
J 13 (Coax)
Name
Power and logic
Bus I/O
Data input
Data output
Part Number
Deutsch 450-l2-l0PN
SMA or equivalent (75f2)
SMA or equivalent (75f2)
SMA or equivalent (75f2)
Table C-3
MODEM CONNECTOR AND SIGNAL LIST
Connector
JlO
Signal Name
Power return
-12 volts
Transmitter inhibit
Logic ground
+ 12 volts
+5 volts
Transmitter power (+28 V)
Carrier en
85
Pin Number
H
A
F
E
B
G
K
C
C. 3. 1. 5. 2 Cable Performance Requirements
A. The coaxial cable shall cause no more than 3 db per 100 foot
attenuation at 300 MHz with a temperature coefficient of
expansion of no more than ±250 ppm.
B. The cable shall attenuate external noise above 1 MHz
a minimum of 40 db and above 50 MHz, a minimum of 50 db.
Attenuation is with res pect to an unshielded wire reference.
C. The cable shall exhibit a nominal characteristic impedance
of 75 ohms.
C. 3. 1. 6 Data Bus Terminal (DBT) Functional
Char acter istic s
The Data Bus Terminal shall interface between a 10-MBPS Biphase L
(Manchester Type II) coded data bus channel and anyone of eight one-MBPS
bipolar NRZ coded I/O channels. The DBT shall interface with the data bus
through modems as described in C. 3. 1. 4. The modem provided for the
breadboard shaU operate on a frequency located at 140 MHz and shall be
transparent to software. Logic, addressing, and connectors/ports shall be
included in the DBT to permit expansion to three 10-MBPS, FDM channels,
Each DBT shall respond to a uniquely assigned hardwire-programmable
address.
The eight DBT I/O channels shall transfer data and commands sequentially to
and from peripheral devices such as RDAU' s or experiment subsystems at a
one-MBPS rate. The DBT shall have the capability to "read" data from any
one of eight channels. It shall als 0 have the capability to "write" commands
or data to any specific channel. The DBT shall also recognize a special
command for device-to-device transfers, whereby one DBT communicates
with another (for example, an experiment-to-tape communication).
C. 3, I, 6. 1 DBT Primary Performance Characteristics
The DBT shall contain the major functional blocks and registers shown
in Figure C-IO, Performance of the DBT shall be as indicated by the flow
diagram of Figure C -11 in accordance with the format and functional
descriptions as contained in the following paragraphs.
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C. 3. 1. 6. 1. 1 Operational Control
Each DBT, after recognizing an IIA" word following a synch burst, will
perform the following functions~
A. Addres~ Decoding=Each DET shall contain its own unique seven
bit address code which shall be programmable by changing a
plug=in unit. The "All word of any command shall contain the
address code for a particular DBT in bits 2 to 80 Every DBT
on any given FDM channel shall examine any IIA" word following
a synch burst for its particular address codeo Upon recognition
of this address code? the DET shall accept subsequent words for
command (function) decoding and data handlingo If the address
code is invalid? the DBT will discontinue logic decoding until
the arrival of another synch bursto
Bo Function Decoding-Every "All word also contains a command or
function code bits 12 to 16 used to program an alerted DBT to
perform a specific functiono Functions shall be decoded after
a valid address has been receivedo The set of DBT functions
and their operation shall be as described under C. 3. L 6. 1. 1. G,
DBT Programming.
C. Channel Address and Function Decoding- Each DBT shall control
eight I/O channels addres sed by bits 9 to 11 in the "A" word.
Specific 1/0 devices ahall then be supplied data and/or commands
through the DBT. II 0 device subchannels and commands shall be
contained within the fIB" word.
D. Status- Most llseli-test" type operations shall be performed by
a "wrap-aroundll technique in conjunction with individual RDAU's
comiected to specific DBT'so However, every poll of a DBT
shall result in a response? and a part of this response shall be
DBT status information contained in the IIC" word. Assignment
of these status bits shall be as shown in Figure C-120
E. Word Count Decoding- The word count field in the 1l:B" word shall
denote word counts of 1 to 32 words. An instructio! shall be
recognized by the DBT to denotiS a zero word messc:,Je.
F. Parity- The DBT shall check and geniSrate add parity on 18 bits
at all interfaces; L e.? DBT 1;0 RDAU I subsystem aK'.d DBT to
data buso
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G. DBT Programming- The following is a specification of the DBT
command structure and a description of the valid commands and
their operation.
The DBT command field shall consist of five bits, each with its
own particular significance as illustrated in Figure C-13.
The valid DBT operations, which shall be defined in Figure C-13,
are described below:
1. Illll-RESET DBT
2. 10000- LOAD TTT REG.
3. IOOIO-SET FDM CHANNEL
4. OOOOO-NO OP
5. OOIOI-READ I/O TO BUFFER
6. OXIIO--READ BUFFER TO BUS
7. OXlll-READ BUFFER TO BUS AND I/O TO BUFFER
A 1 in position X above will result in the operations
being performed as a TT transfer.
8. OOIOO-NO OP
9. OOOOI-WRITE BUFFER TO I/O
10. 00010- WRITE BUS TO BUFFER
11. OOOII-WRITE BUS TO BUFFER AND BUFFER TO I/O
12. 10001-CONTROLI/O
The DBT operations associated with each command are as follows:
1. RESET DBT-This command has highest priority and shall
cause any operation in process to stop and resets the TTH,
TTL, and C registers.
2. LOAD TTT REG. -In this command, the two data words from
the bus shall be loaded into the TTL and TTH registers.
These registers shall be cleared by loading all 0' son-receipt
of the reset command.
3. SET FDM CHANNEL- This command allows a .)BT to be
reassigned to a different FDM channel. The D3T response
shall be an "A" word and a lie" word transmitt-.~d on the
previou~ly a~!ii!igned channel frequency. Follo\1d.ng the
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Command Field
ITlIIiL_.~_~
1 2 3
Figure C·13. Command Field
4 5
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BUffer/IO Interface Operation
Bus/Buffer Interface Operation
Read Operation
Terminal to Terminal Operation
Overhead Operation
response, the DBT will switch to the new frequency.
Since the IMS breadboard model will contain but one
FDM channel, all associated logic controls will be
performed, but all codes will select the same frequency.
4. NO OP- This command causes the "A" and "B" registers
to be loaded. The DBT responds with an "A" and a IIG"
word, but no other operation is performed.
5. READ I/O TO BUFFER- This command shall be received
as an IIAII and a "B" word from. the bus. Inunediately
following address and command decoding, a "response"
shall be sent over the bus, consisting of the original
commanded "A" word followed by a "G" word. Once the
command has been received and the response sent,
execution of the command shall begin after an 8-lJ.sec
delay. The I/O channei address shall be extracted from
the "A" word. The "B" word shall be transmitted over the
I/O channel and response data received back. The number
of received data words shall correspond to the number
specified in the count field, bits 2 to 7, of the "B" word.
The data are loaded into buffer storage.
6. READ BUFFER TO BUS-In order to access the buffer,
this command may be sent which shall then cause the
contents of the buffer storage to be transmitted onto the
data bus as data words. These words shall appear, in
time, between the res ponse "A" word and the "G" word.
No further action following transmission of the status word
shall take place in the DB T.
7. READ BUFFER TO BUS AND I/O TO BUFFER-Operation
of this command is a sequence of commands 5 and 6. The
buffer shall be transmitted to the bus per command 6, but
following the "e" word transmission, the I/O channel shall
be read into the buffer per command 5.
8. NO OP-Identical to command 4.
9. WRITE BUFFER TO 1/0- This command causes the contents
of the buffer to be tranlfJferred to the specified 1/ 0 channel.
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C. 3. 1. 6. 1. 2 PCM Format and Bit Synchronization
All data on the data bus shall be in a biphase L code as defined in Telemetry
Standards Document 106-66. Each message shall be preceded by a sync
burst which consists of 13 zeros followed by 101 (i. e., 0000000000000101).
During the sync burst, the modern and DBT data clock synchronization
circuits shall be initialized. Clock synchronization shall be generated by
the DBT.
C. 3. 1. 6. 1. 3 Error Flags
Error flags shall be indicated by a logic one in the 'IC'I word in bit positions
defined in Figure C -12. Terminal time out indicated by the "no res ponse on
interface" flag will result if any RDAU or other device fails to respond within
1 millisecond.
C. 3. 1. 6. 1.4 Buffer
The buffer storage shall be a sequential access 512 bit semiconductor
memory. The buffer shall operate at 10 MBPS when interfacing with the
data bus and at 1 MBPS when interfacing with the I/O channel interface.
C. 3. 1. 6. 1. 5 Component Test
DBT testing shall require software diagnostic routines, as a simple
"wrap-around" is not practical for the DBT alone, Fault isolation to the DBT
shall be possible, however. A capability shall also be provided for single-
stepping the clock input while reading in instructions and data as a
troubleshooting aid,
C. 3. 1. 6. 1. 6 RDAU I/O Channel Interface
The DBT shall provide 8 I-MBPS serial digital interfaces for communication
with RDAU's or other devices, Each interface shall be made through three
twisted shielded wire pair cables. One cable shall contain a continuous
I-MBPS clock output which also provides a message start signal from the
DBT. A second cable shall provide the DBT serial bipolar NRZ formatted
data output. The third cable shall be a serial bipolar NRZ formatted
data input. The DBT when interfacing with an RDAU or other device shall
be capable of providing a dc isolated, transformer-coupled interface.
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Figure C -14 shows the interconnection, and Figure C-15 defines the bipolar
NRZ format. Requirements for the three signals of each interface are
described in the following paragraphs. All specified voltages are differen-
tially measured between the La and HIGH signal lines of the respective
wire pairs inputs. Nominal line impedance shall be 70 ohms :1::20 percent.
C. 3. L 6. L 6. 1 DBT Clock Output
Each of the eight DBT clock outputs shall provide a transformer-coupled,
I-MBPS, 50-percent duty cycle timing signal which is continuous except
when immediately preceding the start of a message. As shown in
Figure C-15, a clock shall be inhibited to signify the start of a message.
Characteristics of the clock signal are as follows:
A. Output Levels - The peak-to~peakoutput voltage of the clock
driver shall be 3.4: :I: O. 6 volts.
B. Output Impedance- The output impedance shall be 70 ohms
:I:: 35 ohms.
C. Waveform- The line-to-line differentially measured rise and
fall times, measured between the 10- and 90~percent amplitude
points, when driving into a 70 ohm :I:: 20 percent resistive load,
shall be less than 100 nsec. Signal droop shall be less than
10 percent.
D. Frequency- The frequency of the clock, disregarding the missing
clock message sync, shall be 1 MBPS:I:: O. 1 percent.
E. Duty Cycle - The differentially measured (line to line) clock duty
cycle shall be 50 percent :I: 3 percent.
F. Short Circuit Protection-A line-to-line or line-to-ground short
circuit shall not cause permanent damage to the clock driver
circuit.
C. 3. L 6. L 6. 2 DBT Data Output Signals
Each of the eight DBT data outputs shall provide bipolar NRZ~formatted,
transformer-coupled, balanced outputs. Figure C-15 shows a typical
formatted message. Output levels, impedances, and waveforms shall be
as specified in C. 3. L 6. L 6. 1 for the DBT clock. Other DBT data output
characteristic s shall be &8 follows 0
97
D
B
T
~
25
fe
et
M
ax
.
~
RD
A
U
o
r
P
er
ip
he
ri
al
D
ev
ic
e
T
o
L
og
ic
\ 1 I
H
i
I
~
C
IlQ
)
aE
Lo
~
-
-
-
-
-
-
I
~0
1
-
-
-
-
+
+
-
-
-
1
'
-
-
_
_
-
-
E-i
.
.
.
.
CL
OC
K
SI
G
N
A
L
L~
PU
T
D
A
TA
I
,
~
I
~
Q
)
~
SI
G
N
A
L
C
IlQ
)
,
:>
T
o
L
og
ic
I
.
.
.
.
.
00
s::
s
I
Q
)
IN
PU
T
~
~
\
c:
J
~
o
Q)
E-i
.
.
.
.
"
t:l::
"
,
B
ip
ol
ar
N
R
Z
F
or
m
at
H
i
,.. Q)
D
A
TA
:>-
T
o
L
og
ic
.
.
.
.
.
IN
P
U
T
Q) c:J
L
o
Q
) p:;
Fi
gu
re
C-
14
.
D
BT
to
R
D
A
U
/IO
Ch
an
ne
l
in
te
rf
ac
e
B
it
T
im
es
Sy
nc
L
1
2
3
L
1
2
3
f-
D
E
T
C
LO
C
K
i ij
D
B
T
D
A
T
A
r
I
O
U
TP
U
T
1
0
1
I
B
JI
PO
LA
R
N
R
Z
I
\0
I
~
\0
I ID
el
ay
I
lD
18
T
D
A
T
A
~-
I
I
I
I
1
1
~
0
0
lIl
\'P
U
T
I
B
IP
O
L
A
R
N
R
Z
L
eg
en
d:
L
=
L
ea
d
"
1"
Fi
gu
re
e
-1
5.
R
D
A
U
/IO
Ch
an
ne
lS
ig
na
lD
ef
in
iti
on
The DBT shall respond to the bus with an "A" and a "c"
word, wait for 8 microseconds, and transfer the 'IB II word
to the I/O channel, followed by the buffer contents. The
number of data words transferred to the I/O channel shall
be specified by the count field of the "B" word.
10. WRITE BUS TO BUFFER- This command causes data words
from the bus to be written into the buffer. Presence of
the "B" word signifies the end of data. The DBT will
respond with an "A" and a "C" word after receipt of the
"B" word.
11. WRITE BUS TO BUFFER AND BUFFER TO I/O-This
command is a combination of commands 10 and 9, where
the buffer is fielded per command 10, then transferred
to the s pecified 1/ 0 channel pe r c omm and 9.
12. CONTROL I/O-This command shall cause the "B" word
from the bus to be transferred over the I/O carrier
selected in the normal manner. No transfer of data words
is assumed with this command in either direction.
13. TERMINAL TO TERMINAL TRANSFER- Terminal-to-
terminal transfer shall be a special case of the previous
"read" commands. Identical operations to those described
shall occur, except that the DBT will make two transmissions
where the contents of the TT registers shall be used to
preface the second DBT response. The TT registers shall
contain the address of another DBT and some "write"
command, as an A' and B' word. The first res pons e is
a normal synch "A" and "C" word transmission. The second
response occurs after a nominal delay and consists of a
synch, AI word, up to 32 data words. and a B' word.
The second DBT shall recognize its addres s and proceed to
act on the following data as if it had been transmitted
by the BIU.
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Input signals shall be
The DBT data inputs
A. Format-The output shall be in a bipolar NRZ format.
Both lines shall be in a logic zero state when no data
are being transmitted.
B. Phasing- The center of a logic-one pulse as measured half way
between the 50 percent points of the rise and fall transitions
shall be in coincidence with the 50 percent point of the rising
edge of the clock to within 40 nsec.
C. Short Circuit Protection-A line-to-line or line-to-ground short
circuit shall not cause permanent dam.age to the data driver
circuit.
C. 3. 1. 6. 1. 6. 3 DBT Data Input Signals
The eight data inputs shall be received by the DBT.
in a bipolar NRZ format as defined in Figure C-15.
shall have the following characteristics~
A. Input Impedance- The line-to-line input impedance while receiving
a steady state logic one or logic zero shall be 70 :I: 20 ohms.
B. Input Thresholds-A line-to-line I-microsecond pulse input'of
greater than 1. 0 volts shall be interpreted as a logic one. A
differential input signal of less than 0.4 volts shall be received
as a logic zero. Both levels measured at the receiver.
C. Common Mode Rejection- The receiver shall be insensitive to
common mode signals of 5 volts peak-to-peak over the
frequency range of dc to 5 MHz.
D. Phasing- The DBT shall accept input signals that are delayed
relative to the falling edge after DBT clock output by
800 :I: 150 microseconds.
E. Limit Check Signal- The DBT shall recognize a single micro-
second pulse of either polarity on any input data lines as. an
indication that an out-of-limits condition exists in an RDAU and
set the appropriate flag in the "C" register.
C. 3. 1. 6. 1. 6.4 Terminal Connector Assignment
The connector assignment for the ter:minal shall be as showl". in Table C-4.
Pin functions shall be as shown in Till.hIe C-5.
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Table C-4
DBT CONNECTOR ASSIGNMENT
Designation Name Part Number
J1 Terminal 1/0 Deutsch 4S0-14-1SPN
J2 Terminal 1/0 Deutsch 4S0-14-1SPW
J3 Terminal 1/0 Deutsch 4S0-14-1SPX
J4 Terminal 1/0 Deutsch 4S0-14-1SPY
JS Terminal 1/0 Deutsch 4S0-14-1SSN
J6 Terminal 1/0 Deutsch 4S0-14-1SSW
J7 Terminal 1/0 Deutsch 4S0-14-1SSX
J8 Te rminal 1/0 Deutsch 4S0-14-1SSY
J9 lIS V power Standard Receptacle
JI0 Power and logic SMA or equivalent (7Sn)
J12 (Coax) Data output SMA or equivalent (7S n)
J13 (Coax) Data input SMA or equivalent (7S n)
C. 3. 1. 6.2 DBT Secondary Performance Characteristics
C. 3. 1. 6. 2. 1 Prime Power
The DBT shall operate from standard single-phase lIS vac (RMS) plus IS
or minus 10 volts, 60 Hz, plus or minus 1. S Hz power. Input power shall
be less than 7S watts.
C. 3. 1. 6. 2. 2 Environment
The DBT shall be designed to operate in a laboratory environment under the
following conditions:
A. Ambient Temperature-10°C to SO°C.
B. Barometric Pres sure- Sea level to S, 000 feet.
C. Relative Humidity- 10 to 80 percent.
C. 3. 1. 6.2. 3 Mechanical
The DBT shall be designed for mounting in a MIL-STD-189, 19-in. equip-
ment rack. Nominal dimensions are 19 by 23 by 3. S in. Weight shall be
less than 30 pounds. Connectors shall be accessible from the rear. No
special cooling shall be required.
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Connector
J1-J8
Table C~5
DBT CONNECTOR AND SIGNAL LIST
Signal Name
Clock +
Clock ~
Clock shield
Data out high
Daia out 10
Data out shield
Data in hi
Data in 10
Data in shield
Chas s is gr ound
Pin Number
A
B
C
D
E
F
H
J
K
G
J9
J10
115 volts 1
115 volts 2
Ground 3
Power return 1
-15 volts 3
Transmitter inhibit 5
Logic ground 6
+ 15 volts 15
+5 volts 17
Transmitter power (+ 15 V) 19
Carrier on 20
C. 3. 1. 6.2.4 Isolation
Isolation between the signal and chassis ground shall be greater than or equal
to 2 megohms at 25 vdc.
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C. 3. 1. 6. 3 Operability
C. 3. 1. 6. 3. 1 Reliability-Not applicable.
C. 3. 1. 6. 3. 2 Maintainability- TBD.
C. 3. 1. 6.4 Quality Assurance- TBD.
C. 3. 1. 7 RDAU Functional Characteristics
Remote data acquisition devices (RDAU
'
s) shall interface with data bus
terminals. They shall be capable of acquiri.ng individual data channels,
multiple data channels (frames), performing limit checking, and providing
discrete commands to other devices.
Figure C-l6 contains a block diagram of the device showing the manner in
which the function shall be implemented. It includes input and output buffers
for transferring data in and out of the unit, instruction logic for defining one
of 16 possible operation modes, an output decoder for command address
decoding, an address counter for sequencing through memory or data
channels, analog and digital gates with an associated analog-to-digital
converter, and circuitry associated with limit-check functions.
C. 3. 1. 7. 1 RDAU Performance Characteristics
RDAU's shall accept 16-bit instruction and data words in a serial format
with a 1-MBPS clock. Commands will then be decoded and the requisite
action performed. Specific performance requirements are contained in the
following paragr a phs.
C. 3. 1. 7. 1. 1 Control Logic
The RDAU shall contain control logic for accepting, decoding, and perform-
ing control functions. Table C-6 contains a list of instruction codes and their
as s ociated control functions. The flow diagram of Figure C- 17 indicates the
sequence of operations which follow the receipt of each instruction. In the
event a parity check fails on any instruction, the unit will return to its
initial state, the operation called for by the instruction will not be performed.
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Code (1234)
0000
0001
0010
0011
0100
0101
0110
0111
1000
·1001
1010
1011
1100
1011-1111
Table C-6
INSTRUCTION CODES
Function
No operation (Nap)
Read limit channel (RLC)
Read limit memory (RLM)
Read data frame (RDF)
Read data channel (RDC)
Read out-of-limit status (ROL)
Spare
Test
Load limit channel (LLC)
Load limit memory (LLM)
Command (CMD) 1I0N 11
Command (CMD) 1I0FF!1
Enable limit check (ELC)
Spare
The RDAU will then. wait for the next instruction. All functions requiring
a response to the data bus terminal shall initiate data transfer in a time
period not to exceed 14 microseconds.
C. 3. 1. 7. 1. 2 Input/ Output Response Rate
The maximum period between receipt of the last instruction bit to the first
bit of data output to the terminal shall be as follows:
Response Time
Instruction (microseconds)
Read Limit Channel 4
Read Limit Memory 4
Read Data Frame 14
Read Data Channel 14
Read Out-af-Limit Status 4
Test 14
The above is predicated on a clock rate af 1 MBPS.
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C. 3. L 7. L 3 Format Characteristics
The formats for words input and output between terminals and RDA U' s shall
be 18 bits in length, including a lead one or zero and a parity check bit.
Data shall be transferred, most significant bit first, and parity check shall
be odd. Input data to the RDAU's from the terminals shall consist of a
single instruction (IIB II word) or an instruction followed by a message
consisting of 1 or 32 data words. Output responses shall be 1, 3, 16, or
32 words in length. The number of words in a trans fer shall be directly
related to a particular instruction, allowing the derivation of a mes sage
word count. All transfers shall be continuous; i. e., no gaps between words.
The format for instructions or commands consists of a IIB II word as shown:
Instruction Format (liB" Word)
Bit 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17
INSTR
B Word
Not an A Word
Command Word
(Lead 1)
Word Count Address
Parity----'
Bit position "0" provides an indication that an instruction has been received.
Bit positions "I" and 112 11 may be disregarded since they serve no RDAU
function, but are included only to allow the terminal to perform as a
transparent device to inputs and outputs.
The me s s age format following the instructions IIload limit channel" or
"load limit memory" shall be as shown:
Message Format (General)
Bit 0 1 2 3 4 5 6 7 8 9 10 11 12
[[Lead Message
"0"
110
13 14 15 16 17
Parity Bjt~
The lead "0" differentiates between an instruction and a message word. The
message will contain data for one or all channels (as indicated by the
instruction) of the memory (memory map shown in Table C-7). Receipt and
decoding of the load limit channel instruction will indicate one message word
is to follow. The load limit memory instruction will indicate that 32 message
words are to follow. The message word following a load limit channel
instruction shall begin with column bit position "0". The load limit memory
instruction shall begin with column/row bit position "0, " and rows shall
be read in sequentially.
The general format for res ponse to an instruction is as shown:
Response Format (General)
14 15Bit o 1 2
~Lead
3
"I"
4 5 6 7 8 9
Data
10 11 12 13 16 17
parity--~...JP
The response to a read limit channel instruction shall be a transfer of one
row of the limit memory beginning with column bit position "0" as shown in
Table C-3. The response to read limit memory instruction shall be a
transfer of the entire memory contents beginning with row/column bit
position "0" with rows readout sequentially.
The response to the read data frame instruction shall be a sequential
transfer of analog channels 1 through 30 and discrete channels 1 through 16.
Digital values will be transferred two to a word for analog channels, and
16 to a word for discrete channels for a total of 16 words.
The format for response to the read data channel instruction will consist
of the eight bit digital value of the requested channel after the lead "III
followed by the digital value of the next channel or eight bilevel bits, and a
parity bit. Channel address 31 shall not be used. Channel address 30 shall
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Table C-7
MEMORY MAP
Column
Row
(4 )
2,3,4,5,6,7,8
(4)
9,10,11,12,13,14,15 0, 1 Channel
o
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Upper limit
Upper limit
Upper limit
Upper limit
Upper limit
Upper limit
Upper limit
Upper limit
Upper limit
Upper limit
Upper limit
Upper limit
Upper limit
Upper limit
Upper limit
Upper limit
Upper limit
Upper limit
Upper limit
Upper limit
Upper limit
Upper limit
Upper limit
Upper limit
Upper limit
Upper limit
Upper limit
Upper limit
Upper limit
Upper limit
3E , L,E, L,E, L,E
E, L,E, L,E, L,E
Lower limit
Lower limit
Lower limit
Lower limit
Lower limit
Lower limit
Lower limit
Lower limit
Lower limit
Lower limit
Lower limit
Lower limit
Lower limit
Lower limit
Lower limit
Lower limit
Lower limit
Lower limit
Lower limit
Lower limit
Lower limit
Lower limit
Lower limit
Lower limit
Lower limit
Lower limit
Lower limit
Lower limit
Lower limit
Lower limit
L,E, L,E, L,E, L,
L,E, L,E, L,E, L,
E G
E G
E, L
E, L
Analog 1
Analog 2
Analog 3
Analog 4
Analog 5
Analog 6
Analog 7
Analog 8
Analog 9
Analog 10
Analog 11
Analog 12
Analog 13
Analog 14
Analog 15
Analog 16
Analog 17
Analog 18
Analog 19
Analog 20
Analog 21
Analog 22
Analog 23
Analog 24
Analog 25
Analog 26
Analog 27
Analog 28
Analog 29
Analog 30
Dis c rete (1 - 8 )
Discrete (9-16)
NOTES:
(1)
(2 )
(3)
(4)
E-Enable bit (logical "1 11 ).
G- Gain bit (logical 111 11 for low gain, logical 110 11 for high gain).
L- Limit bit (logical 111" for lion, II logical 110 11 for off).
Most significant bit stored in lowest order row bit position.
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provide the 16 bilevel bits. The format for response to the test instruction
will provide the eight-bit value of the five-volt reference after the lead "I, "
followed by the value of the zero~volt reference.
The format in res ponse to the read out~of-limit status instruction shall
consist of three data words composed of the limit check enable/disable
control bits for 30 analog and 16 bilevel channels beginning with analog
channell (bit position 0) and read sequentially. The disabling of the limit
check function for any channel by the RDAU will be indicative of an out-of-
tolerance condition. Bit 46 shall indicate a format error and bit 47 the
status of the RDAU. No response back to the terminal will be required for
the enable limit check and the no operation instructions.
C. 3. 1. 7. 1. 4 Data Multiplexing
Analog and digital signals shall be accepted by each ·unit. amplified, and
encoded. All inputs will be double ended or differentially connected to
improve noise immunity.
A. Analog/ Discrete Channel Capacity- An RDAU shall provide
gating for 30 externally connected analog signals and 16 discrete
inputs. Failure of anyone gate shall not affect more than
eight channels. Each digital gate/ address shall serialize
data from eight individual digital inputs and route this data
to the comparator or input/ output buffer as appropriate.
B. Command Channel Capacity-An RDAU shall provide command
address decoding for 16 discrete outputs.
C. Analog Amplifier-An RDAU shall provide an amplifier with
two programmable gains.
D. A/ D Conversion- An RDAU shall employ an A/ D converter
with an encoding rate::: 1 MBPS. Each high and low level
analog voltage input shall be converted to an eight~bit binary
code for serial output, most significant bit first. Bit patterns
00000010 and 11111110 are reserved for negative aud positive
overvoltages; 00000000, 00000001. and 111111111 shall not be
used. Serial outputs from the converter shall be 00000011 to
11111101 corresponding to a high-level analog voltc:.ge input
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from O. 000 ± O. 10 volts to 5. 000 ± O. 010 volts, or a low-level
input from O. 00 ± O. 08 ITlillivolts to 40 ± O. 08 ITlillivolts.
E. MeasureITlent Accuracy- The end-to-end three sigITla error shall
be no ITlore than ± the least significant bit for high-level data.
The end-to-end 3 sigITla error shall be no ITlore than ± the bit
preceding the least significant bit for low-level data. (End-to-
end is defined as being froITl gate inputs to AI D converter output. )
C. 3. 1. 7. 1. 5 LiITlit Checking
RDAU's shall incorporate a liITlit check ITlode which, once initiated, is
returned to following all instructions except after receipt of a NO-OP
instruction and a parity check error. Although data are encoded to an
eight-bit accuracy, high and low liITlit checking of analog signals shall only
be required to seven bits. Discretes will be checked against on or off liITlits
(one or the other but not both). LiITlit checking shall be perforITled by a
cOITlparator using liITlits stored in the RDAU ITleITlory. Cycle tiITle for a
check of all channels shall be less than or equal to O. 10 seconds. Require-
ITlents for these devices are as follows:
A. MeITlory-A ITleITlory shall be included in the RDAU's. MeITlory
capacity shall be 512 bits and forITlated for purposes of loading
per Table C-7 of C. 3.1. 7.1. 3. MeITlory access tiITle shall be
~1. 0 ,...sec.
B. COITlparators - The analog COITlJR rator shall siITlultaneously
cOITlpare high and low liITlit values. Both analog and discrete
data cOITlparison shall not exceed 8.0 f!sec.
C. LiITlit Check Signaling- The status of the liITlit check function
shall be ITlade available to the terITlinal in the following ITlanner:
Upon detection of an out-of-liITlits channel, the liITlit check enable bit in the
ITleITlory shall be set to 110" and a flag raised on the output data lines. The
flag shall consist of a 1 ITlicrosecond pulse of either polarity (deterITlined by
the previous 111 11 output). Subsequent errors shall not raise a flag until a
transfer of the liITlit check enable status has been requested and cOITlpleted.
Operation of the RDAU in the liITlit check ITlode shall be indicated by bit 47
of the out-of-liITlits status words.
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C. 3. L 7. 1. 6 Test
Upon receipt of a test instruction, an appropriate voltage of 5. 000 ± O. 005
and O. 000 ± O. 005 shall be sequentially sampled, converted, and output to
the terminal.
C. 3. L 7. 1. 7 Simultaneous Receipt and Transmission of Data
In the event a new instruction is transmitted prior to completion of the one
previously received, the RDAU shall immediately inhibit further translation,
return to its initial state. and accept the new message.
C. 3. 1. 7. 1. 8 Parity Error
The detection of a parity error on an input instruction or memory load shall
result in nonperformance of the instruction and/ or the cessation of the
loading operation for the word in error and all following words in the trans-
mis s ion. The RDAU shall return to its initial state and wait for the next
instruction.
C. 3. 1. 7. 1. 9 Format Error Indication
A format error shall be shown by a "1" in bit position 46 of the out .of limits
status words upon the detection of a parity error or the receipt of an
instruction prior to completion of a transmission.
C. 3. 1. 7. 1. 10 Component Test
Provisions shall be incorporated to allow single stepping the clock input
while reading in instructions as a test and troubleshooting aid. In addition,
a suitable display shall be made available on the device which indicates the
state of the program, logic/timer, and memory address counter.
C. 3. 1. 7. 2 RDAU Interface Characteristics
The RDAU shall accept a clock and instructions from the data terminal
and issue commands to, or acquire analog data from interfacing subsystems.
C. 3. 1. 7. 2. 1 Device Signal Characteristics
The RDAU interface with subsystems shall have the foHowing characteristics.
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C. 3. 1. 7.2. 1. 1 Data Inputs
Data in puts shall be analog signals (maxinmm frequency of 10 KHz) or
disc rete voltage levels.
A. Signal Levels - Analog differential voltage levels shall range
between O. 000 ± O. 005 and 5. 000 ± O. 005 volts or O. 000 ± O. 008
and 40. 000 ± O. 008 millivolts. Discrete signal levels shall be
less than 0.4 but greater than or equal to -15 volts for off
(logical 0) and greater than 2.4 but less than or equal to
15. a volts for an on (logic all). The dir ec tion of amplitude
increase shall be positive.
B. Input Impedance
1. Analog channel differential input impedances shall be
greater than or equal to 2 megohm resistive, minimum;
shunted by 200 picofarads capacitance, maximum; at
any time during sampling or nonsampling periods.
2. Bilevel channel input impedances shall be 100 Kohms
resistive, minimum; shunted by 100 picofarads capacitance,
maximum; at any time except when over voltages are applied.
3. Channel input impedances from either signal line to chassis
ground shall be 1 megohm resistive, minimum; shunted
by 50 picofarads capacitance, maximum; at any time and
the impedance between these signal lines to common
signal ground shall be balanced within 20 percent.
C. Overvoltage- Analog and discrete input gates and/ or as sociated
circuits shall not be damaged when inadvertently connected to an
input voltage less than or equal to ±25 volts. The gate shall
recover within fifteen sample times after removal of the fault
voltage; i. e., meet stated specifications.
D. Crosstalk- Crosstalk between adjacent channels shall be no
greater than that allowed by a leakage impedance between
channels of 100 megohms resistive, minimum; shunted by
5 picofarads, maximum.
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C. 3. 1. 7.2. 1. 2 Command Outputs
Command outputs consisting of dc levels shall be provided as follows:
A. Signal Levels - Command outputs shall be 5. 0 :I: O. 5 vdc on and
O. 0 :I: O. 4" off when driving a 1 KQ load.
B. Pulse Rise and Fall Times - Pulse rise time shall be less than
I millisecond.
C. Short Circuit Current- Maximum current into a short circuit
load shall be limited to 10 rna.
C. 3. 1. 7.2.2 Terminal Signal Characteristics
The interface between the RDAU and the terminal shall consist of three
twisted shielded c'able double-ended signal lines and shall be compatible
with the bipolar NRZ DBT II 0 channel interface as described in C. 3. 1. 7. 1. 6.
Each of the RDAU interface signals (measured with respect to the RDAU
signal ground unless otherwise indicated) are as follows:
C. 3. 1. 7. 2. 2. 1 Clock Input
The RDAU shall receive a continuous tristate clock at 1 MBPS with a
50 percent duty cycle from the data bus terminal. The start of a trans-
mission shall be indicated by a transition of the clock to state "BII for one
bit time preceding the first data bit. See Figure C-18.
A. Input Impedance- The termination impedance shall be balanced
with 39 ± 4 ohms appearing in each line over the frequency range
of O. 1 to 5 MHz. The impedance from either signal line to I
chassis ground shall be greater than 2 megohms resistive;
shunted by 50 picofarads.
B. Input Voltage- The peak differential input signal shall be
3.4 ± o. 6 volts with levels of 1. 5 ± O. 5 volts for state "A",
O. 0 ± 0.4 for state "B, " and -1 0 5 ± O. 5 for state "C".
C. Input Power- The input power on the clock lines shall be greater
than or equal to 50 milliwatts but less than or equal to
100 milliwatts.
D. Rise and Fall Time- The clock rise and fall times t::hall be less
than or equal to O. 125 microseconds between states "B II and "C. "
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E. Common Mode Rejection- The receiver shall be insensitive to
common mode signals of 5. 0 volts or less over the frequency
range of de to 5 MHz.
C. 3. 1. 7. 2. 2. 2 RDAU Data Input
The RDAU shall receive NRZ bipolar data signals at a 1 MBPS rate. Signal
characteristics shall be as follows:
A. Input Impedance- Same as C. 3. 1. 6. 2.2. 1. A.
B. Input Voltage- Same as C. 3. 1. 6.2.2. 1. B.
C. Input Power- Same as C. 3. 1. 6. 2. 2. 1. E.
D. Rise and Fall Time-The data rise and fall times shall be less
than or equal to O. 25 microseconds between states A and B
or C and B.
E. Common Mode Rejection- Sam.e as C. 3. 1. 6.2.2. 1. E.
C. 3. 1. 7. 2. 2. 3 RDAU Data Output
The RDAU shall output NRZ bipolar data signals at a 1 MBPS rate. The time
delay between the first data bit steady state and the transition of state lIB"
by received clock pulse shall not exceed 0.425 microseconds. Signal
characteristics shall be as follows:
A. Output lmpedance- Same as Input Impedance, shown in
C. 3. 1. 6. 2. 2. 1. A.
B. Output Voltage- Same as Input Voltage shown in C. 3. 1. 6. 2. 2. 1. B.
C. Output Power- Same as Input Power shown b C. 3. 1. 2. 2. 1. C.
D. Rise and Fall Time - Same as C. 3. 1. 6. 2. 2. 2. D.
C. 3. 1. 7.2. 3 RDAU Connector Signal List
Signal and power connections with the RDAU shall be made through
connectors as shown in Table C-8. Pin functions shall be as shown
in Table C- 9.
C. 3. 1. 7. 3 RDAU Secondary Performance Characteristics
C. 3. 1. 7. 3. 1 Prime Power
The RDAU shall operate from standard single phase 115 vac (rms) plus 15 or
minus 10 volts, 60 Hz plus or minul1l 10 5 H)t power. Input prwer shall be TBD.
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Table C-8
CONNECTOR ASSIGNMENT
Part Number
Designation Name (Typical)
Jl Analog input Deutsch 38l05N24-61SN
J2 Discrete-input Deutsch 38l05N20-41SN
J3 Terminal I/O Deutsch 38l05N12-l0SN
J4 Command output Deutsch 38l05N20-41SW
J5 Power Deutsch 38l05N14-4PN
C. 3. 1. 7. 3. 2 Environment
The RDAU shall be designed to operate in a laboratory environment under
the following conditions:
A. Ambient Temperature- 10 °C to 50°C.
B. Barometric Pres sure- Sea level to 5, 000 ft.
C. Relative Humidity- 10 to 80 percent.
C. 3. 1. 7. 3. 3 Mechanical
The RDAU shall be designed and constructed consistent with Space Station
packaging concepts. No s pedal cooling shall be required.
C. 3. 1. 7. 3.4 Isolation
Isolation between signal and chassis ground shall be a minimum of
1 megohms at 28 vdc.
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Table C-9 (page 1 of 4)
RDAU CONNECTOR AND SIGNAL LIST
Pin Pin
Con- Num- ·Con- Num-
nector Signal Name ber nector Signal Name ber
Jl Analog 1 Hi A Jl Analog 11 Hi X
Analog 1 Lo B (Con- Analog 11 Lo Ytinued)
Analog 1 Shield Analog 11 Shield
Analog 2 Hi C Analog 12 Hi Z
Analog 2 Lo D Analog 12 Lo a
Analog 2 Shield Analog 12 Shield
Analog 3 Hi E Analog 13 Hi b
Analog 3 Lo F Analog 13 Lo c
Analog 3 Shield Analog 13 Shield
Analog 4 Hi G Analog 14 Hi d
Analog 4 Lo H Analog 14 Lo e
Analog 4 Shield Analog 14 Shield
Analog 5 Hi J Analog 15 Hi f
Analog 5 Lo K Analog 15 Lo g
Analog 5 Shield Analog 15 Shield
Analog 6 Hi L Analog 16 Hi h
Analog 6 Lo M Analog 16 Lo i
Analog 6 Shield Analog 16 Shield
Analog 7 Hi N Analog 17 Hi J
Analog 7 Lo P Analog 17 Lo k
Analog 7 Shield Analog 17 Shield
Analog 8 Hi R Analog 18 Hi m
Analog 8 Lo S Analog 18 Lo n
Analog 8 Shield Analog 18 Shield
Analog 9 Hi T Analog 19 Hi P
Analog 9 Lo U Analog 19 Lo q
Analog 9 Shield Analog 19 Shield
Analog 10 Hi V Analog 20 Hi r
Analog 10 Lo W Analog 20 1..0 s
Analog 10 Shield Analog 20 Shield
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Table C-9 (page 2 of 4)
RDAU CONNECTOR AND SIGNAL LIST
Pin Pin
Con- Num- Con- Num-
nector Signal Name ber nector Signal Name ber
Jl Analog 21 Hi t J2 Discrete 1 Hi s
(Con- Analog 21 Lo u Discrete 1 Lo rtinued)
Analog 21 Shield Discrete 1 Shield
Analog 22 Hi v Dis crete 2 Hi q
Analog 22 Lo w Discrete 2 Lo p
Analog 22 Shield Discrete 2 Shield
Analog 23 Hi x Discrete 3 Hi n
Analog 23 Lo y Discrete 3 Lo m
Analog 23 Shield Discrete 3 Shield
Analog 24 Hi z Discrete 4 Hi j
Analog 24 Lo AA Discrete 4 Lo k
Analog 24 Shield Discrete 4 Shield
Analog 25 Hi BB Discrete 5 Hi i
Analog 25 Lo CC Discrete 5 Lo h
Analog 25 Shield Discrete 5 Shield
Analog 26 Hi DD Discrete 6 Hi f
Analog 26 Lo EE Discrete 6 Lo g
Analog 26 Shield Discrete 6 Shield
Analog 27 Hi FF Discrete 7 Hi d
Analog 27 Lo GG Discrete 7 Lo e
Analog 27 Shield Discrete 7 Shield
Analog 28 Hi HH Discrete 8 Hi c
Analog 28 Lo JJ Discrete 8 Lo b
Analog 28 Shield Discrete 8 Shield
Analog 29 Hi KK Discrete 9 Hi a
Analog 29 Lo LL Discrete 9 Lo z
Analog 29 Shield Discrete 9 Shield
Analog 30 Hi MM Discrete 10 Hi Y
Analog 30 Lo NN Discrete 10 Lo x
Analog 30 Shield pp Discrete 10 Shield
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Table C - 9 (page 3 of 4)
RDAU CONNECTOR AND SIGNAL LIST
Pin Pin
Con- Num- Con- Num-
nector Signal Name ber nector Signal Name ber
J2 Discrete 11 Hi A J4 Command 4 Lo k
(Con- Discrete 11 Lo B (Con- Command 4 Shieldtinued) tinued)
Discrete 11 Shield Command 5 Hi i
Discrete 12 Hi C Command 5 Lo h
Discrete 12 Lo D Command 5 Shield
Discrete 12 Shield Command 6 Hi £
Discrete 13 Hi E Command 6 Lo g
Discrete 13 Lo F Command 6 Shield
Discrete 13 Shield Command 7 Hi d
Discrete 14 Hi G Command 7 Lo e
Discrete 14 Lo H Command 7 Shield
Discrete 14 Shield Command 8 Hi c
Discrete 15 Hi J Command 8 Lo b
Discrete 15 Lo K Command 8 Shield a
Discrete 15 Shield Command 9 Hi z
Discrete 16 Hi L Command 9 Lo
Discrete 16 Lo M Command 9 Shield y
Discrete 16 Shield N Command 10 Hi x
Command 10 Lo
J4 Command 1 Hi s Command 10 Shield A
Command 1 Lo r Command 11 Hi B
Command 1 Shield Command 11 Lo
Command 2 Hi q Command 11 Shield C
Command 2 Lo p Command 12 Hi D
Command 2 Shield Command 12 Lo
Command 3 Hi n Command 12 Shield E
Command 3 Lo m Command 13 Hi F
Command 3 Shield Command 13 Lo
Command 4 Hi j Command 13 Shield G
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Table C-9 (page 4 of 4)
RDAU CONNECTOR AND SIGNAL LIST
Pin Pin
Con- Num- Con- Num-
nector Signal Name ber nector Signal Name ber
J4 Command 14 Hi H J3 Data Input Hi G
(Con- Command 14 Lo (Con- Data Input Lo Ktinued) tinued)
Command 14 Shield J Data Shield J
Command 15 Hi K Data Output Hi F
Command 15 Lo Data Output Lo E
Command 15 Shield L Data Shield D
Command 16 Hi M Spare C
Command 16 Lo N
Command 16 Shield J5 115V, 60 Hz Power A
115V, 60 Hz Power B
J3 Clock Hi H
Clock Lo A Ground C
Clock Shield B Spare D
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Appendix D
DISPLAY INTERFACE ADAPTER SPECIFICATION
IMS-DIA-OOI
D.l SCOPE
This specification establishes requirements for design, performance,
fabrication, and acceptance of the display and control (D&:C) interface adapter
to be incorporated into the IMS special emphasis task, displays and controls
breadboard.
D. 1. 1 Purpose
The D&C interface adapter (DIA) provides an operational interface between
the data bus terminal and the D&: C console equipment. This adapter shall
accept serial input display data and clock signals from the data bus terminal,
provide required decode conversion. buffering, and storage of these signals,
and provide data output signals driving the display and control equipments.
D.2 APPLICABLE DOCUMENTS
A. Exhibit 11 0', Space Station Phase "B" Extension, Statement of Work
for IBM, Inc., 2 February 1971
B. Subcontract MDAC WD-69-1-017, Exhibit "B" Statement of Work,
Space Station Phase "BII Extension 18 November 1970.
D. 3 REQUIREMENT S
The DIA shall provide interface and data transfer media between the data bus
terminal and the dis play and control equipment as illustrated in Figure D -1.
It shall accept input data and commands, provide decoding and display des ..
tination selection, supply required buffering, and provide ontput signal
interfaces for the individual display units. The DIA shall accept and transfer
control commands from console switches and input devices ;0 the data bus
terminal (DBT).
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READY FLAGS COMPUTER
ALPHA-NUMERIC COMMUNICATIONS
DISPLAY INC.
INTERFACE CC30
ERROR INDICATORS READY FLAG
GRAPHIC CRT IMLAC
DISPLAY PDS-l
INTERFACE
BUFFER
READY FLAG
VOICE AClGENERATOR
INTERFACE VOICEGENERATOR
INPUTI READV flAGDBT OUTPUT BURROUGHS
REGISTER PROGRAMMABLE BDS40832 -FUNCTION 200KEYBOARD
INTERFACE AND KEYBOARD
+READY flAG METERS
STATUS UGHTS LIGHTS
METERS AND AND
SWnCMES SWITCHES
ERROR INDICATORS INTERFACE
IMHZ -1 I LEDCOUNTERI ERCTIMING 2300CLOCK TIMERINTERFACE
115V POWER
60Hz SUPPLY SPARE TBDAC INTERFACE
(GROWTH)
READY FLAG
Figure 0-1. Display Interface Adapter Block Diagram
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, J
D. 3. 1 Function
The DIA shall communicate with a DBT via a 1 MHz serial I/O channel and
with control and display devices over special interfaces. The control and
display devices shall include a graphic CRT display, an alphenumeric
display, a programmable function keyboard and display, a voice response
unit, miscellaneous status lights, meters, and switches; and a spare (growth)
interface. Figure D-1 provides a block diagram of the primary logic
functions. Included is an input/output register for transferring data in and
out of the unit, control logic for decoding instructions and directing opera-
tions, a buffer for tempora:ry data storage, a status register to permit
interrogation of detected errors/ ready flags, and seven interface logic
groups for communication with the indicated display equipment.
D. 3. 1. 1 Data Bus Terminal Interface
The DIA shall be capable of receiving serial instructions and data from a
DBT along with a 1 MHz clock, and of transmitting serial data to a DBT
using the received clock. The received clock shall be used by the DIA for
timing and mes sage synchronization and shall provide the basis for internal
logic operation. Data formats and the operations to be performed are des-
cribed in the following sections.
D. 3. 1. 1. 1 Control
The DIA shall contain logic for decoding and performing control functions
as specified by the received instruction words. A flow diagram is provided
in Figure D -2 to indicate the sequence of operation. All functions requiring
a response to the DBT shall initiate a data transfer within the time period not
to exceed 100 microseconds.
D. 3. 1.1.2 Error Detection
The DIA shall check all incoming messages for odd parity. In the event a
parity is detected, the operation shall stop and the DIA logic shall return
to the initial state for that message unless otherwise specified herein. In
any case, the parity error flag in the status word (D. 3. 1. 1.3. 3) will be set
to logic" 1."
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DIA RECEIVES
MESSAGE FROM
DBT
NO
PARI~
ERROR /.
DECODE INSTRUCTION
DECODE ADDRESS
YES ERROR FLAG - STATUS REGHALT .
YES ERROR FLAG Q STATUS REG
CHECK FOR HALT
NO
I HALT &
I RESET
! IOREG •
I BUFFER -
YES
i
;
~
OP ')
EAD
NO
STATUS
Figure 0-2. OIA Functional Flow
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In the event that an invalid address or operation code or other format error
is detected, the message will be rej ected and the format error flag in the
status word will be set to logic "l. II
In the event of improper response from any display or control interface, the
system error flag in the status word shall be set to logic "l, II and the logic
shall return to the initial state for that message.
D. 3.1.1.3 Format
Each action by the DIA shall be initiated by a command word. Command
words may be followed by data words. When a response is required, data
words shall comprise the response.
D. 3. 1. 1. 3. 1 Command Format
The format for command words output by the DBT shall be as shown below.
The most significant bit shall be transmitted first. Command mes sage syn-
chronization shall be accomplished by detection of a mis sing pulse in the
DBT clock signal as defined in the IMS breadboard data bus specification,
C.3.1.6.1.6.1.
Command Format:
MSB LSB
L 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
Constant
Count Field Instruction Addres s Spare P
L = Lead one
P = Parity, odd
LSB = Least- significant bit
MSB =Most- significant bit
D. 3. 1. 1. 3. 1. 1 Word Count Field
Bit 3 to 7 shall define the binary number of 18-bit data words (16 bits of
data content) to follow the command word. It defines the number of words
being read into the DIA or the number of words being read out. The maxi-
mum number possible is 32 words. Binary zero (00000) in 6e count field
shall denote 32 words. All other word counts shall be represented directly
by their binary equivalent.
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D. 3. 1. 1. 3. 1. 2 Instruction Field
Bits 8 through 11 comprise the instruction field. Instructions initiate the
action required of the DIA and are described in Table D-1.
D. 3. 1. 1. 3. 1. 3 Address Field
Bits 12 through 15 comprise the address field and select the interface group
which will be affected. Addre ss field definition is as shown in Table D- 2.
D. 3. 1. 1. 3. 2 Data Format
Data immediately follows a write instruction to the DIA, and comprises the
DIA's response on read instructions. For data from the DBT to the DIA,
the format is as follows:
MSB LSB
L 1 2 --------------------------------16
~'_ D_a_t_a_F_i_e_1d ___JliJ
Table D-1
INSTRUCTION FIELD
Bits 8 9 10 1 P
o 0
1 1
o 1
1 0
Instruction Name
No operation
Write
Read
Command
DIA Reaction
Causes DIA to cease
operation in process and reset
to initial state.
Causes data in succeeding
words to be transferred to a
display interface.
Causes data to be requested
from a display interface.
Causes one of four commands
or discrete actions to be
pe rformed as selected by bits
positions 10 and 11.
':'Bits 10 and 11 may be used as modifie r bits and/ or may be used for
expansion except as noted in case of a command instruction.
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Table D- 2
ADDRESS FIELD
Bits 12 13 14 15
0 0 0 0 Not used
0 0 0 1 Graphic display
0 0 1 0 Alpha nume ric display
0 0 1 I Voice generator
0 I 0 0 Programmable function display
0 I 0 I Switche s, lights and status register
(includes switches and lights associated
with programmable function keyboard)
0 I I 0 LED event time r
0 I I I LED calendar clock
1 0 0 0 Meters>:C
I 0 0 1 Growth inte rface
':'The mete r selection and mete r voltage level shall be contained in the
data words that follow this cornm.and.
Transmission of data from the IDA to the DBT shall be in the same format,
except that the lead bit shall be "1" instead of "a. "
D. 3. 1. 1. 3. 3 Status Format
The DIA shall contain a status register that permits monitoring of detected
errors and interface operating status bits. Readout of the status register
shall be in the general format of a data word with bits positions defined as
follows:
A. Parity Error - When a parity error is detected, this bit shall be set,
operation shall stop, and the DIA logic shall return to the initial
state for that message. The bit shall be reset foEowing executive
of a read status command from the DBT.
B. Format Error-When an invalid address or operation code or other
format error is detected, the bit shall be set, and 'che message shall
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be rejected. The bit shall be reset following execution of a read
status command from the DBT.
C. System Error-This bit shall be set upon detection of improper
response from a display or control interface, and shall be reset
following execution of a read status command from the DBT.
D. Alphanumeric Transmit Request-This bit shall be set upon receipt
of the transmit request signal from the CC- 30 video CRT display
and shall be reset when the transmit request signal is dropped
(D. 3. 1. 2. 2. 2. 2).
E. Alphanumeric Reject to Computer-This bit shall be set upon
receipt of the reject to computer or master clear signal from the
alphanumeric unit during an alphanumeric read or write operation,
and shall be reset following execution of a read status command
from the DBT. (D. 3. 1. 2. 2. 1. 5 and D. 3. 1. 2. 2. 1. 8. )
F. Graphic Display Transmit Request-This bit shall be set upon
receipt of a transmit request from the PDS-l graphic display. It
shall be reset following execution of a read graphic display com-
mand from the DBT (D. 3. 1. 2. 1. 3. 2).
G. Voice Terminal Ready-This bit shall be set when the VTE message
storage section is ready to receive a new word or series of words
and shall be reset upon receipt of a write voice generator command
from the DBT (D. 3.1. 2. 3. 5).
H. Growth Interface Ready-This bit is reserved for future capability
and will be defined at a later time.
D. 3. 1. 1. 4 DIA to DBT Interface Characteristics
The inte rface between the DIA and the DBT shall meet the requirements
of the IMS breadboard data bus specification, C. 3.1. 6.1. 6. Data inputs/
outputs with the DBT shall be by connector J9 (DBT interface) and shall be a
Deutsch Part Number 38105 N12-l0SN.
D. 3. 1. 2 Display Console Equipment Interface
The DIA shall provide outputs to the console equipment upon receipt of dis-
play destination addressing signals and data from the data bus terminal
equipment.
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D. 3. 1. 2. I Multifunctional CRT Display
The DIA shall output to a multifunctional CRT display terminal, upon proper
addressing decoding, the data received from the data bus terminal. These
data are converted into alphanumeric characters and symbols, graphical
figures, and other types of computer-generated information for display pre-
sentation. The DIA shall also receive data from the display for transmission
to the data bus terminal. The display device will be a PDS-l programmable
displc.y system, manufactured by IMLAC Corporation. The PDS-l display
will contain a CRT display screen, a solid state alphanumeric/function key-
board, and interactive light pen, and will operate from a self-contained
display processor and minicomputer.
D. 3. 1. 2. 1. 1 PDS-I Description
The PDS-l employs a digital display processor to execute character sub-
routines. These subroutines generate digital codes which control CRT beam
movements by means of D/ A converters. All alphanumeric and graphic
symbols generated are displayed as a connected string of vector strokes.
All such strokes are coded in eight-bit bytes (two per memory word) which
are stored in core as character subroutines. The system can display about
1, 200 characte rs or 300/900 in. of graphics or combination of characte rs
and graphics, depending on the efficiency of the symbol definitions in the
program. The display screen of the terminal is a 14-in. CRT refreshed
from local core memory at 40 frames per second. The CRT can display
128 characters per line by 40 lines. The resolution of the display system
is analog adjustable, up to 1, 024 points in X and I, 024 points in Y.
In addition to the display processor, a general purpose minicomputer shar-
ing the same core memory is incorporated to generate subroutine call lists
in core that the display processor then executes.
The keyboard is divided into two sections: one is similar to a standard
teletype keyboard, and the second is a set of special functio:n keys used for
editing, transmission control, and cursor movement.
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A lightpen is available for specific graphics or text interactive modes of
operation where the keyboard is inappropriate for the desired human response
time s. The DIA shall provide the following inte rface s with the multifunctional
CRT display.
D. 3. 1. 2. 1. 2 Display Inputs
Transfer of data between the DIA and the display shall be by l6-bit parallel
words in conjunction with input/output control signals. This interface shall
be via the PDS-1 IEI-1 I/O expansion and external interrupt interface option.
Signal characteristics for these interface lines are shown below and are
typical for 7400-series logic manufactured by Texas Instruments, as
described in TI Catalog CC201.
Low-level output voltage
High-level output voltage
Low-level output sink capability:
gates
buffers
High-level output source capability:
gates
buffers
Output reverse current
Input low-level cur rent
Input high-level current
Minimum
2.4
Typical
O. 22
3. 3
Maximum
O. 40 volts
volts
16.0 rnA
48.0 rnA
400 A
1. 2 rnA
250 A
-1. 6 rnA
40 A
Signal inputs to the PDS-1 shall be provided by open collector 7400 se ries
"nand" gates or equivalent. The collector resistor is 330 to +5 vdc and is
supplied by the PDS-l. Up to twenty gates may be connected to a single
input in wired "or" configuration.
D. 3. 1. 2. 1. 3 Data Transfe r
Transfer of data to and from the display is in the form of l6-bit parallel
characters. All input and output data transfers take place under PDS-l
program control via a 16 - bit accumulator. The accumulator input and output
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functions use the saIne interface pins, and negative logic is eInployed.
Transfer of data words is a InaxiInuIn rate of 60 x 10 3 words per second
where status-checking is required, and 100 x 103 words per second without
status -checking.
D. 3. 1. 2. 1. 3. 1 I/O Operation
I/O operations are controlled by the PDS-I using the instruction OOIABP,
where AB selects the desired external device and P selects one of three
tiIning pulses to be used by the device for transfer control. The A and B
characters are each represented by three bits of code. These are decoded
internally and presented at the I/O connector as six lines for a (IOA2
through IA07) and eight lines for B (lOBO through IOB7). Positive logic is
used. (The reInaining two A lines are reserved for internal use.) Capa-
bility is thus provided for addressing up to 48 external devices or functions.
Three tiIning pulses (PI, P2, P3) controlled by the three-bit character P
are also available at the I/O connector. Interface control signals generated
by the DIA include data in and out lines, an external interrupt, and an
exte rnal skip line. Instruction forInat and tiIning diagraIns are shown in
Figure D-3.
I/O Instruction ForInat
MSB
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
0 0 1 A B PDevice NUInber P3 P2 PI
LSB
D. 3. 1. 2. 1. 3. 2 Data Output froIn PDS-I
Data output operations will be initiated under PDS-I prograIn control by
output of a status-check instruction. This instruction will raise the IOA7
and IOB2 device selection lines and the P3 tiIning pulse. The DIA shall
recognize this cOInbination of interface signals as an indication that data
are available for output, and will set the graphic display ready bit in the
status word and wait for a read graphic display cOInInand froIn the data bus.
Upon receipt of this cOInInand, the DIA shall generate an interrupt signal to
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the PDS-I by switching the External Interrupt interface line to logic "0."
The PDS-I will then verify the source of the interrupt by executing an
"interrupt status read" instruction as described in D. 3. 1. 2. 1. 3.4, and will
execute the data output subroutine. This subroutine will begin with the
status -check instruction (IOA7, IOB2, P3) described above. The first execu-
tion of this subroutine instruction will occur not later than 40 IJ.sec after the
interrupt and will be repeated at intervals of 4 f.1sec until the DIA indicates.
that it is ready to accept the data word. When ready to accept the first data
word, the DIA shall notify the PDS-I by switching the External Skip interface
line to logic "0" during the P3 interval of the status-check instruction. The
PDS-I will then execute a data output instruction. This instruction will
raise the IOA? and IOB2 device selection lines and the PI and P2 timing
pulse s. The DIA shall take the parallel data during the PI or P2 interval
and during the same interval shall switch the Data Out line to logic "0. 11
Subsequent data words in each block transfer will be output in the same
manner, except that .no interrupt shall be generated. Each data output
instruction will be preceded by one or more status check instructions, and
data will be transferred following receipt of the External Skip signal indi-
cating that the DIA is ready to receive. The minimum time interval between
the completion of a data output instruction and beginning of the subsequent
status check instruction by the PDS-I will nominally be 12IJ.sec, and the status
check instruction will be repeated at 4-f.1sec intervals until the External Skip
is received. All output data transfers will occur in blocks of 32 16-bit
words.
D. 3. 1. 2. 1. 3. 3 Data Input to PDS-l
When a write graphic display com.m.and is received from the data bus, the
DIA shall switch the External Interrupt interface line to logic" O. 11 The
PDS-I will then verify the source of the interrupt by executing an interrupt
status read instruction as described in D. 3. 1. 2. 1. 3.4 and will execute the
data input subroutine. This subroutine will begin with a status-check instruc-
tion. This instruction will raise the lOA? and lOBI device selection lines
and the P3 timing pulse. The first execution of this instruction will occur
not later than 40 f.1sec after the interrupt and will be repeated at 4-f.1sec inter-
vals until a ready indication is received. When ready to transfer the
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first word, the DIA shall so ir.dicate by switching the External Skip interface
line to logic "0" during the P3 interval of the status check instruction. The
PDS-I will then execute a data input instruction. This instruction will raise
the IOA? and lOBI device selection lines and the PI and P2 timing pulses.
The DIA shall gate the parallel data lines to the PDS-I during the PI or P2
interval, and during the same interval shall switch the Data In interface line
to logic "0." Subsequent data words in each block transfer w;ll be trans-
ferred in the same manner, except that no interrupt will be generated. Each
data input instruction will be preceded by the status check instruction to
verify that data are ready. The time interval between words will be the same
as that described in the previous section for data outputs. The block length
of data inputs will be specified as described in D. 3. 1. 2. 1. 3.4.
D. 3. 1. 2. 1. 3.4 Interrupt Status and Input Word Count
The DIA shall be capable of gene rating an interrupt signal to the PDS-I during
data output and input operations as des cribed in the previous sections. This
shall be done by switching the External Interrupt line to logic "0. 11 Upon
receipt of the interrupt signal, the PDS-l will generate an interrupt status
read instruction to determine the source of the interrupt. This instruction
will raise the IOA? and IOBO device selection lines and the PI and P2 timing
pulses. The DIA shall indicate the interrupt source by switching the appro-
priate parallel data interface line to logic "0" during the PI or P2 interval,
and during the same interval shall switch the Data In line to logic "0." A
data input (to the PDS-I) int:.::.::upt shall be indicated on the EIO line, and a
data output inte rrupt on the Ell line. All other lines shall be a logic level "III
during this instruction, except that in the case of a data input interrupt, bits
four through eight (EI4 - EIS) shall contain the word count as specified in the
re ad command.
D. 3. 1. 2. 1. 3.5 Start Clear Signal
The Start Clear signal on the I/O connector produces a positive-going pulse
wheneve r the PDS-l is started. This signal is provided to use in initializing
external I/O controllers if required.
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D. 3. 1. 2. 1. 3.6 Parity Error
In the event that a parity error is detected in the data being loaded into the
PDS-l, the loading operation shall be completed and the Parity Error bit
in the status word shall be set.
D. 3.1. 2.1. 4 Connectors/Pin Assignments
Interface connectors and pin assignments shall be as defined in Table D-3.
All interfacing wiring shall be twisted pairs.
D. 3. 1. 2. 2 Video CRT Display
The DIA shall interface with a Computer Communications, Inc., Model CC-30
video CRT display. This device has the capability of displaying alphanumeric
and limited graphic information on a standard 525-line television monitor.
Data are input via the DIA from the data bus. The device includes a alpha-
numeric keyboard to allow an operator to enter data for transmission via
the data bus. An internal 1, 024-character random-access core memory
provides display refresh and keyboard buffering.
Data inputs to the CC-30 are received from the DBT in the form of l6-bit
words, each containing two characters. The word format is shown below:
L 1 234 5 6 7 8 9
GJ A Fa I
10 11 12 13 14 15 16
B ~
A and B are each a 7 - bit character codes. Fa and Fb denote whethe r the
character codes represent data or function codes (F = 0 denotes data,
F = 1 denotes function).
D. 3. 1. 2. 2. 1 Input/Output Channel Operation
A. Computer Input Channel-The computer input channel is a high-
speed parallel channel consisting of the following signals:
8 data signals
4 control signals
1 timing signal
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Table D-3
J 1 - PDS-l INPUT IOUTPUT INTERFACE
Deutsch piN 450-24-6lP
Pin Function Pin Function Pin Function
A Not Used Y EI9 u Data Out
B Not Used Z COITlITlon v COITlITlon
C Not Used a EI lO w lOA?
D EIO b COITlITlon x COITlITlon
E COITlITlon c EI
11
y IOBO
F Ell d COITlITlon z COITlrrlon
G COITlITlon e EI 12 AA lOBI
H EI2 f COITlITlon BB COITlITlon
J COITlITlon g EI13 CC IOB2
K EI 3 h COITlrrlon DD COITlInon
L COITlITlon i EI14 EE IOB7
M EI4 j COITlITlon FF COITlITlon
N C OITlITlon k EllS GG IOP1
P EI5 ITl COITlITlon HH C OITlITlon
R C OITlITlon n Ext. Int. JJ IOP2
S EI6 P COITlITlon KK COITlITlon
T COITlITlon q Ext Skip LL IOP3
U EI7 r COITlITlon MM COITlITlon
V C OITlITlon s Data In NN Start Clear
W EI8 t COITlITlon PP COITlITlon
X COITlITlon
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All data transrrlis sion frorrl the CC- 30 I Controller to the DIA occur
on this channel. The operation is initiated when the CC- 30 I inforrrls
the DIA via a Transmit Reque st line that it has one or rrlore data
words ready for transmission. The DIA responds with an Input
Request signal when it is ready to accept the data. The CC-301
inforrrls the DIA by an Input Resurrle (data strobe) control line that
it has placed a word on the data lines. The DIA will then drop the
Input Request line. After the CC-301 transmits the last data word,
it will drop the Transrrlit Request line. In addition to these various
control and data cOrrlmunications lines, there is a fourth control
line designated Master Clear and a line to carry a timing signal to
the DIA. The Master Clear line, when raised, indicates the Master
Clear switch in the CC-301 is being depressed. The tirrling signal,
which is derived from the C,C-301 main clock, synchronizes the
appropriate channel adapter and the CC-301 Controller.
B. COrrlputer Output Channel-The computer output channel is a high-
speed channel consisting of the following signals:
8 data signals
5 control signals
1 clock signal
Data transfers from the DIA to the CC-301 Controller are initiated
by the DIA, The DIA raises its Output Request line when it has data
ready for transrrlission. If a parity error is present in the data
word, the Parity Error line should also be raised with the Output
Request line. If the DIA is not selected for input to the CC- 30 I, a
Reject line is raised by the CC- 30 1. If the DIA is selected for input
to the CC-301 Controller, an Output Resurrle (data strobe) line is
raised by the CC- 30 1. This strobe signal transfers the DIA output
data lines into the CC-301 I/O Data Register. If the next output
data word is not itnmediately available, the Output Request line
should be dropped. Should the data word be a function cOrrlrrland, a
Function Request line rather than the Output Request line is raised
by the DIA. Again, as in the Computer input channel, there is a
Clock line.
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D. 3. 1. 2. 2. 1. 1 Data Input
The DIA shall input data to the CC-30 in the form of 7-bit parallel
characters, plus even parity. Data transfers are controlled by a clock
signal from the CC-30 and by a series of control signals as defined below.
Maximum data rate shall not exceed 500,000 characters per second. As the
data word received from the DBT will not contain a parity bit for this input,
the parity bit must be generated by the DIA. The parity bits replace the
function bits Fa and Fb, which are not transferred to the CC- 30.
D. 3. 1. 2. 2. 1. 2 Clock
The input clock signal (T-1l-750) from the CC-30 is a positive pulse of
approximately 100 nanoseconds duration and 920 nanoseconds period. Rise
and fall times are approximately 30 nanoseconds.
D. 3. 1. 2. 2. 1. 3 Output Request
The Output Request line shall be raised by the DIA to notify the CC-30 that
data are available. This signal shall be raised in sync with the leading edge
of the input clock. The signal shall be held high until the leading edge of the
first clock pulse following Output Resume (D. 3.1. 2. 2.1. 5).
D. 3. 1. 2. 2. 1. 4 Parity Error
If the character to be transferred to the CC-30 contains a detected parity
error, the DIA shall raise the Parity Error signal at the same time as the
Output Request. The CC-30 will accept the character but will display a
special parity error symbol at that character position on the screen. The
Parity Error signal shall be dropped at the leading edge of the first clock
following Output Resume (D. 3.1. 2. 2.1. 6).
D. 3. 1. 2. 2. 1. S Reject to Computer
If the CC- 30 has not been prope rly set up to accept compute r data, a Reject
to Computer signal will be generated. This will be a 100-nanosecond pulse
occuring O. 5 + N microseconds following the leading edge of the Output
Request. N may vary from 0 to 40 microseconds. This line shall be termi-
nated with a load of 510 ohms to +5 VDC, or the current equivalent. The DIA
shall store the reject to computer signal in the status register and I/O
operation shall cease.
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D. 3. 1. 2. 2. 1. 6 Output Resume
If the CC-30 is ready to accept data, it will generate an Output Resume
signal. This will be a 100-nanosecond pulse occuring O. 5 + N microseconds
after the leading edge of Output Request. N will vary from 0 to 40 microsec-
onds. The DIA shall use the Output Resume signal to gate the seven data bits
and the parity bit to the CC-30.
D. 3. 1. 2. 2. 1. 7 Function Request
The Function Request signal shall be used in the same manner as the Output
Request when a function command rather than data is being transferred to
the CC-30.
D. 3. 1. 2. 2. 1. 8 Master Clear
A Master Clear line is used by the CC-30 to indicate to the DIA when a
master clear operation is in progress. (This operation may be initiated via
the data bus or by keyboard command.) The line is at logic "0" for the
duration of the Master Clear ope ration. If this occurs during an input or
output operation, the Master Clear signal shall be stored in the status regis-
ter as a "reject to computer" function and the I/O operation win be
fcerminated.
D. 3. 1. 2. 2. 2 Data Output
The DIA shall accept data from the CC-30 in the form of 7-bit parallel words
plus even parity. Data transfers shall be controlled by a clock signal and
a series of control signals as defined below.
D. 3. 1.2. 2. 2. I Clock
The output clock signal (T - 11 - 275) from the CC-30 is a positive pulse of
approxi:mately 100 nanoseconds duration and 920 nanoseconds period. Rise
and fall times are approximately 30 nanoseconds.
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D. 3. 1. 2. 2. 2. 2 Transmit Request
The CC- 30 raises the Transmit Request line to indicate to the DIA that data
are available. The DIA shall set the Alphanumeric Transmit Request bit in
the status word and wait for an alphanumeric Read command from the data
bus.
D. 3. 1. 2. 2. 2. 3 Input Request
When the DIA is ready to accept data, it shall raise the Input Request signal
in sync with the leading edge of the CC- 30 clock. The signal shall be dropped
at the leading edge of the first clock following Input Resume.
D. 3. 1. 2. 2. 2.4 Input Resume
The CC-30 will respond to the Input Request with an Input Resume signal.
This signal will occur approximately O. 5 + N microseconds after the leading
edge of Input Request. N may be 0 to 40 microseconds. The Input Resume
signal is a 100-nanosecond pulse and shall be used by the DIA to strobe the
data lines from the CC-30. The data lines are stable until approximately
100 nanoseconds after the trailing edge of Input Resume.
D. 3. 1. 2. 2. 3 Interface Signal Characteristics
The CC-30 utilizes Signetics series 600 DTL logic elements. Nominal logic
levels are +0. 5 volt for logic 0 and +4. 5 volts for logic 1. Interface signals
shall be referenced to a signal return connection from the CC-30.
D. 3. 1. 2. 2. 4 Connector /Pin As signment
The interface connector on the DIA shall be as defined in Tables D-4
and D-5.
Note: The Transmit Request line will be held high until all available data
have been output from the CC-30. If greater than 32 16-bit words, the DIA
shall reset the Alphanumeric Transmit Request status bit after the 32nd word
.nd wait for another read command from the data bus. If the numbe r is les s
than the number specified in the command word count field the missing word
spaces shall be filled with zeros by the DIA.
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Table D-4
J2 CC-30 DATA INPUT-DEUTSCH PART NUMBER 450-14-19-PN
Pin Function
A Not used
B Not used
C Not used
D Not used
E SIODR IB (LSB)
F SIODR 2B
G SIODR 3B
H SIODR 4B
J SIODR 5B
K SIODR 6B
L SIODR 7B
M SIODR 8B (Parity)
N Output Request
P Parity Error in Computer
R Function Request
S Output Re sume
T Reject to Computer
U T-1l-750
V Signal Return
D. 3. 1. 2. 3 Speech Generator
The DIA shall interface with AdvancedCommunications Corporation Voice
Terminal Equipment (VTE). This device is a solid-state voice synthesizer
having a digitally stored vocabulary designed to generate clear, distinct
voice messages on command. These messages may consist of individual
words, or phrases containing several words. Vocabulary selection commands
are provided via the data bus in the form of 8-bit digital codes. Details of
the interface are described in the following sections.
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Table D-5
J3 CC-30 DATA OUTPUT-DEUTSCH PART NUMBER 450-l4-l9-SN
Pin Function
A Not used
B Not used
C Not used
D Not used
E IODR 1 (LSB)
F IODR 2
G IODR 3
H IODR 4
J IODR 5
K IODR 6
L IODR 7
M IODR 8 (Parity)
N Input Request
p Xmit Reque st
R Input Re sume
S Not used
T T-ll- 275
U Master Clear
V Signal Retu rn
D. 3. 1. 2. 3. 1 Message Selection Code
The DIA shall present Message Selection codes to the VTE in the form of
8-bit parallel words. Upon presentation, these signals shall be held stable
until receipt of end of message signal from the VTE. Rise and fall times
of the signals shall be less than 10 microseconds.
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D. 3, 1. 2. 3. 2 Message Ready Signal
The DIA shall indicate the availability of the message selection code by a
Message Ready signal input to the VTE. This signal may begin any time
after the Message Selection lines have become stable and shall remain true
until receipt of the end of message signal from the VTE.
D. 3. 1. 2. 3. 3 End of Message Signal
The VTE shall indicate completion of message generation by an End of
Message signal to the DIA. The duration of this signal shall be
10 ±2 microseconds.
D. 3. 1. 2. 3.4 Signal Termination Characteristics
The interface lines between the DIA and the VTE shall be single-ended
referenced to a common signal ground. Signal ground shall be isolated from
chassis ground by a minimum of 10 megohms. Interface signals shall be
standard TT L levels to and from 7400 series logic elements.
D. 3. L 2. 3. 5 Message Storage
The DIA shall have the capability of accepting and storing message selection
codes for up to five spoken words from the DBT while awaiting the VTE to
complete individual words being constructed into phrases. Upon completion
of each spoken wo rd, the VTE will indicate to the DIA this condition via
the end of message signal (Refer to Paragraph D. 3.1. 2. 3. 3). After a short
time delay of TBD milliseconds, the DIA shall output the message selection
code for the subsequent word and the message-ready signal.
D. 3. 1. 2. 3.6 Parity Error
In the event the DIA detects a parity error, no output to the VTE shall result.
D. 3. 1. 2. 3. 7 Connector /Pin Assignments
The interface connector shall be Deutsch Part No. 450-l4-15-PN. Pin
assignments shall be as shown in Table D-6.
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Table D-6
INTERFACE CONNECTOR DEUTSCH PART
NUMBER 450-l4-l5-PN
Pin
A
B
C
D
E
F
G
H
J
K
L
M
N
P
R
J4 Voice Tenninal Equipment
Function
Not used
Not used
Not used
Data Bit 1
Data Bit 2
Data Bit 3
Data Bit 4
Data Bit 5
Data Bit 6
Data Bit 7
Data Bit 8 (LSB)
Message Ready
End of Message
Signal Return
Not used
D. 3. 1. 2.4 Programmable Functional Keyboard (PFK)
The DIA shall output data signals to the PFK upon proper address decoding
of data received from the data bus terminal. There data will be converted
into alphanumeric characters by the PFK, The DIA shall also accept switch
contact closure discrete events anq provide addressing codes for transfer
of this discrete event to the data bus terminal.
D. 3. 1. 2.4. 1 Display Interface Signals
The readout display requires 6-bit parallel inputs entered into its internal
memory and a series of control signals. Data will be entered sequentially;
first character - row one, column one, then from left to right, top to bottom
until the complete display of 256 characters is completed. Data transfer and
control interface lines are defined below.
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D. 3. 1. 2. 4. 1. 1 Display Input Data Signals
Information to be written into memory is presented on six input lines which
normally may be at either logic" 1" or a logic "0. II When the Data Time Line
(D. 3. 1. 2. 4. 1. 2) and Write Line (D. 3. 1. 2.4. 1. 3) are pulsed, the information
on these lines will be transferred into memory. Data on these lines must be
present and remain unchanged for the entire write time. During data input,
these lines are positive logic.
D. 3. 1. 2.4. 1. 2 Read/Write Data Time
A logic" I" is required on this line to signify that data can be written into
memory. Minimum duration of this signal is 300 nanoseconds.
D. 3. 1. 2.4. 1. 3 Write
A logic" 1" is required on this line to permit data entry into memory. This
logical" 1" pulse must begin with the leading edge of the Read/Write Data
Time pulse (D. 3. 1. 2.4. 1. 2). Data must be present on the input data lines
coincident with the Write pulse. The Write pulse shall have a minimum
length of 1. 5 microseconds.
D. 3. 1. 2.4. 1. 4 Clear
A logical "0'1 signal on this interface causes blank codes to be written into
all memory locations thus clearing the panel. Signal pulse width shaH be
300 nanoseconds minimum. In addition, no read/write action is to be taken
for the duration of clearing memory - 448 microseconds following initiation
of a clear pulse.
D. 3. 1. 2.4. 1. 5 Home
A logical "0" returns cursor to "home" position (row one, column one)
without affecting data content. Pulse width shall be 75 nanoseconds
minimum.
D. 3. 1. 2. 4. 1. 6 Data Taken/Ready Output
A logical "1" signal from the display to the DIA indicating that the display is
ready to accept new data on the input lines. Signal duration is 250 nanosec-
onds. Timing of these signals is shown in Figure D-4.
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In the event that this signal is not received by the DIA within 2 microsecond,
the system error bit in the Status Register shall be set.
+30. a vdc ± 5% at O. lA
-250. a vdc ± 5% at O. lA
D. 3. 1. 2.4. 1. 7 Power Supply Requirements
The following power supply voltages are required for the
shall be provided by MDAC.
+5. a vdc ± 5% at 2. 5A
-12. a vdc ± 5% at O. 5A
display unit and
D. 3. 1. 2.4. 1. 8 Logic Voltage Levels
All logic signals shall be TTL compatible and are defined as follows:
Inputs
Logic "0" = O. 8V maximum
Logic "1" = 2. OV minimum
Outputs
Logic 11 a" = 0.4V maximum
Logic 'I II' = 2.4 V minimum
D. 3. 1. 2.4. 2 Keyboard Switch Interface Signals
The keyboard switches on the PFK shall permit the operator to generate
specific discrete signals for inputting commands to the host computer.
These switch input commands in conjunction with the computer and its
internal programming allow direct man-machine C0mmunication via a selec-
tion "menu" display presentation and associated selection keys. There are
8 pushbutton switches associated with the display item selection (variable
function) and 10 additional switches associated with specific function selec-
tion. Each of these switches also contains integral lights for feedback
information. The DIA interface with these pushbutton switches is defined
in this section.
D. 3. 1. 2. 4. 2. 1 Switch Contacts
Each of the pushbutton switches will be of the single-pole, single-throw,
momentary-contact, pushbutton type. One side of each switch will be con-
nected to a common bus. A power or circuit ground connection shall be
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provided to this bus by the DIA. The other side of each switch will be
connected by individual wires to the DIA. Required voltage and currents
shall be supplied by the DIA. The maximum contact resistance measured
across the switch contact shall be no greater than O. 100 ohms when measured
at a current of 100 milliamps and 6 VDC. The DIA shall encode and transfer
the state of these switches to the DBT upon command and shall be capable of
prope r ope ration with contact bounce time during switch activation of up
to 10. a milliseconds. The DBT logic shall be capable of "remembering"
switch contact closures as short as 100 milliseconds. The DIA shall be
capable of recognizing switch operations and enabling transfer of switch
status information to the DBT within 100 microseconds maximum of initial
contact closure.
D. 3. 1. 2.4. 2. 2 Illuminated Pushbutton
The DIA shall provide decode and current drive capability for integral
illumination of all pushbutton switches in response to inputs received via
the DBT. Each pushbutton light indicator shall operate at 28 ± 4 VDC and
will require a maximum of 40 ± 5 rnA at 28 VDC. Power to illuminate the
pushbutton indicators shall be provided by the DIA.
D. 3.1. 2.4.2.3 Connector/Pin Assignments
The interface connector and pin assignments shall be as defined in
Table D-7.
D. 3. 1. 2. 5 Event Timer
The Event Timer has the capability of performing count-up or count-down
timing operations, using the I-BPS output from the calendar clock as the
count source. Capability to preset the timer for countdown operations and to
start, stop, and reset the device remotely via the data bus shall be provided
by the DIA. The event timer will contain four digits, each requiring preset
via the DIA.
D. 3. 1. 2. 5. 1 Interface Requirements
The timer requires three control inputs identified as Start, Stop, and Reset.
These signals shall normally be at logic level "1. II Upon receipt of the
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TableD-7
PROGRAMMABLE FUNCTION KEYBOARD
J5-Display J6 -Keyboard Switche s
piN 450-16-26PN PIN 450-20-41-SN
Pin Function Pin Function Pin Function Pin Function
A Not Used a Not Used A Not Used a Indicator 1
B Not Used b Not Used B Switch b Indicator 2
C Not Used Not Used Comc
D Not Used C Switch 1 c Indicator 3
E Not Used D Switch 2 d Indicator 4
F Not Used E Switch' 3 e Indicator 5
G Sig Grd F Switch 4 f Indicator 6
H PIS Grd G Switch 5 g Indicator 7
J Not Used H Switch 6 h Indicator 8
K -12 VDC J Switch 7 i Indicator 9
L Not Used K Switch 8 j Indicator 10
M +5 VDC L Switch 9 k Indicator 11
N Data Taken/ M Switch 10 m Indicator 12
Ready N Switch 11 n Indicator 13
P Home P Switch 12 p Indicator 14
R Clear R Switch 13 q Indicator 15
S Write S Switch 14 r Indicator 16
T RnW Data T Switch 15 s Indicator 17
Time U Switch 16 t Indicator 18
U Data Bit 1 Switch 17
V Data Bit 2 W Switch 18
W Data Bit 3 X Not Used
X Data Bit 4 Y Not Used
Y Data Bit 5 Z Indicator
Z Data Bit 6 Common
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appropriate data bus command, the selected control line shall be switched to
logic level "0" for a minimum of 10 microseconds. Inputs to the timer shall
be standard TTL levels operating into 7400 series logic elements. An
additional two inputs for count direction is required input while holding the
other input at logic level "1." Circuitry shall be provided to assure non-
concidence of count direction signals.
The DIA shall also provide inputs to preset the timer. These shall be in the
form of four parallel BCD characters requiring four lines per digit. Inputs
are standard TTL levels operating into 7400 series logic elements. Gating
of the preset inputs to the timer is accomplished by switching the "Reset
"
command to logic level "0" for a minimum of 10 microseconds while main-
taining the preset lines in the desired state. The DIA shall perform this
function automatically upon receipt of the preset command.
Circuit ground for the control and the preset signals shall be referenced to a
ground connection on the Event Timer.
D. 3.1. 2. 5. 2 Connector/Pin Assignment
The Event Timer interface connector on the DIA shall be common with the
Calendar Clock Connector (D. 3. 1. 2.6). The connector type shall be
Deutsch Part No. 450-16-26-SN. Pin assignments shall be as specified
in Table D- 8.
D. 3. 1. 2. 6 Calendar Clock
The DIA shall provide decoding and output of discrete signals to control a
Digital Calendar Clock. The Clock has the capability of accumulating and
displaying time in seconds, minutes, hours, and days using an internal tiIn-
ing reference. Control signals to start, stop, and reset the Clock are gen-
erated by the DIA in response to commands received via the data bus.
D. 3. 1. 2.6. 1 Inte rface Requirements
The Calendar Clock requires two control inputs, identified as Run/Hold and
Reset. The Run/Hold input requires a continuous TTL logic level signal,
logic level "0" for Hold and logic level 111" for Run. The Reset input requires
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Table D...;8
CLOCK AND TIMER, DEUTSCH 450-16-26SN
Pin
A
B
C
D
E
F
G
H
J
K
L
M
N
P
R
S
T
U
V
W
X
Y
Z
a
b
c
J7 Function
Calendar Clock Run/Hold
Calendar Clock Reset
.Calendar Clock Signal Return
Count Fwd. Signal
Count Reverse Signal
Count Direction Common
Event Timer Start
Event Timer Stop
Event Timer - Reset
Event Timer Preset 1
Event Timer Preset 2
Event Timer Preset 3
Event Timer Preset 4
Event Timer Preset 5
Event Time r Pre set 6
Event Timer Preset 7
Event Timer Preset 8
Event Timer Preset 9
Event Timer Preset 10
Event Timer Preset 11
Event Timer Preset 12
Event Timer Pre set 13
Event Timer Preset 14
Event Timer Preset 15
Event Timer Preset 16
Event Time r Signal Return
a logic level "0" pulse of 10 microseconds minimum duration for reset,
and should otherwise be at logic level" 1." The loads on both inputs are
equivalent to one 7400 series nand gate. All signals shall be referenced to
a common signal ground connection on the Calendar Clock.
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D. 3. 1. 2. 6.2 Connector/Pin Assignment
The Calendar Clock interface connector on the DIA shall be cornmon with the
Event Timer connector. Pin assignments shall be as specified in Table D-8.
D. 3. 1. 2.7 Discrete Switches
The DIA shall accept, recognize, and decode discrete command inputs from
eight ITlanual switches and transfer the state of these switches to the DBT
upon cOITlmand.
D. 3. 1. 2.7. 1 Switch Contacts
Each of the eight switches will be a single-pole double-throw toggle type with
either ITlomentary or ITlaintained contacts. The wiper of each switch will be
connected to a COITlITlon bus. A power or circuit ground connection shall be
provided to this bus by the DIA. The two contacts of each switch will be
connected by individual wires to the DIA. The DIA shall be capable of
"remembering" switch contact closures on either contact as short as 100 mil-
liseconds and shall provide the capability of indicating to the DBT switch
position status at any time through a switch status register.
D. 3.1. 2.7.2 Connector/Pin Assignment
The discrete Switch interface on the DIA shall be common with the Discrete
Switch and Analog Meter interfaces. The connector shall be Deutsch Part
No. 450-20-4l-PN. Pin assignments shall be as defined in Table D-9.
D. 3. 1. 2. 8 Discrete Indicators
The DIA shall provide decode and current drive capability for eight discrete
indicator lights in re sponse to inputs received via the DBT.
D. 3. 1. 2. 8. 1 Interface RequireITlents
Each of the eight indicators will operate at 28 ± 4 VDC, and will require a
ITlaximuITl of 80 ± 12 ITla at 28 VDC. Power to illuminate the indicators
shall be provided by the DIA.
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Table D-9
(J8) DEUTSCH 450-20-4l-PN DISCRETE SWITCHES,
INDICATORS, AND ANALOG METERS
Pin Function Pin Function
A Not Used Y Indicator 1
B Not Used Z Indicator 2
C Not Used a Indicator 3
D Not Used b Indicator 4
E Switch 1 N.O. c Indicator 5
F Switch 1 N. C. d Indicator 6
G Switch 2 N.O. e Indicator 7
H Switch 2 N.C. f Indicator 8
J Switch 3 N.O. g Indicator common
K Switch 3 N. C. h Lamp Test
L Switch 4 N.O. i Lamp Test common
M Switch 4 N. C. j Not Used
N Switch 5 N.O. k Meter 1 positive
P Switch 5 N. C. m Meter 1 negative
R Switch 6 N.O. n Meter 2 positive
S Switch 6 N. C. P Meter 2 negative
T Switch 7 N.O. q Meter 3 positive
U Switch 7 N. C. r Meter 3 negative
V Switch 8 N.O. s Meter 4 positive
W Switch 8 N.C. t Mete r 4 negative
X Switch common
D. 3. 1.2.8.2 Connector /Pin Assignment
The Discrete Indicator interface connector of the DIA shall be common to the
Discrete Switch interface described in D. 2. 1. 2. 7. Pin assignments shall be
as defined in Table D-9.
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D. 3. 1. 2.9 Analog Meters
The DIA shall inte rface with four discrete mete rs with expansion to
eight meters easily accomplished. Meter commands will be input to the DIA
via the DBT in the form of 8-bit (or more) level codes, accompanied by a
digitally coded address to select the appropriate meter. The DIA shall decode
the address, convert the 8-bit level code to the appropriate DC voltage, and
provide the drive signal to the meter movement. Capability shall be provided
to drive all eight meters simultaneously and continuously.
D. 3. 1. 2. 9. 1 Inte rface Requirements
Each of the eight meters will have a a to 5 VDC movement requiring 1 rna
maximum for full-scale deflection. Conversion accuracy from the digital
level code to the analog output shall be ±l percent or better.
D. 3.1. 2.9.2 Connector/Pin Assignment
The Analog Meter interface connector on the DIA shall be common with the
Discrete Switch connector (D. 3.1. 2.7). Pin assignments shall be as
specified in Table D-9.
D. 3. 1. 2. 10 Status
Upon receipt of the Status Register address, the DIA shall transfer the
contents of the status register to the DBT. Status bits which represent
past events, such as parity error, shall then be reset.
D. 3. 1. 2. 11 Power Supplies
Power supplies required for operation of the DIA shall be provided as part
of the DIA. In addition, power supplies for operation of the following display
equipment shall be provided:
A. Programmable functional keyboard display, pushbutton switches,
and indicato r lights (D. 3. 1. 2. 4. 2. 1 and D. 3. 1. 2. 4. 2. 2).
The othe r voltage s are to be supplied by exte rnal equipment.
B. Discrete switches (D. 3. 1. 2.7. 1).
C. Discrete indicators (D. 3.1. 2. 8.1).
D. Analog meters (D. 3. 1. 2.9. 1).
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The DIA shall operate from standard single-phase power, 115 VAC (RMS),
±10 volts, 60 Hz, ±l. 5 Hz. Input power shall not exceed 175 watts. Power
input shall be through connector Jll and shall be a Deutsch Part
No. 450-14-4P with the following pin assignment:
A - 117 vac C - equipment ground
B - neutral D - not used
D. 3. 1. 2. 12 Isolation and Grounding
The DBT shall accept signal ground connections from interfacing display
devices and provide a single-point ground. The DIA signal ground shall
also be connected to the single-point ground. Provisions for attaching this
single -point ground to the frame shall be· provided. When the DIA signal
ground is disconnected, isolation between the DIA chas sis and signal ground
shall be 2 megohms at 25 VDC. All signal grounds shall also be mutually
isolated from power ground by 2 megohms at 25 VDC.
D. 3. 1. 2. 13 Future Growth Provisions
The VTE shall provide a spare (growth) serial output port which will output
the data received from the DBT upon proper address decoding. The data
rate for this output shall be at the same rate as that received at the DBT
input. Outputs shall be standard TT L logic level signals operating into
7400 series logic elements. Capability to easily add duplex operation
(two-way data transfer) to this growth channel shall be provided. No DC
isolation is required. The connector shall be Deutsch Part No. 450-l4-l2PN.
pIN assignments shall be as defined in Table D-lO. In addition, the DIA
shall have adequate unused volume and power supply capability to permit
futur e expansion. As a minimum, expansion capability for allowing two addi-
tional circuit cards and 20-percent power supply availability shall be
provided.
D. 3. 1. 2. 14 Self-Test Provisions
The DIA shall include self test and fault isolation capability as defined in the
following sections.
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Table D-IO
DEUTSCH PART NUMBER 450-14-12PN PIN ASSIGNMENTS
JIO Growth
Pin Function
A Data
B Gated Clcok
C Signal Return
D Not Used
E Not Used
F Not Used
G Not Used
H Not Used
J Not Used
K Not Used
L Not Used
M Not Used
D. 3. 1. 2.14. I Test Clock
Provision shall be ITlade for accepting a test clock signal froITl an exterrial
source such as a laboratory-type pulse generator. This clock ITlay be at
any rate frOITl a single pulse up to a ITlaxiITluITl of 1 MBPS. The te st clock
input shall bypass the bilevel NRZ and invalid clock detection circuitry and
shall be at standard TTL levels. The input load shall be equivalent to
one 7400 series logic gate.
D. 3. 1. 2. 14.2 Test Data
Provisions shall be ITlade for accepting a test data input froITl an external
source. This data input ITlay be at any rate froITl 0 up to 1 MBPS. The
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data input shall bypass the bilevel NRZ detection circuitry and shall be at
standard TTL levels. The input load shall be equivalent to one 7400 series
logic gate.
D. 3. 1. 2. 14. 3 PDS-l Data
The DlA shall be capable of taking data in the form of 16 - bit parallel words
from the PDS-l output and placing them in the DlA receiving register. From
that point, the words will be decoded and treated as if they had come from
the Data Bus Terminal. This will permit addres sing of other display devices
from the PDS-l and thereby performing a self test of the console. Self-test
data will be differentiated from normal data by a unique device selection
code lOA7 and lOB7 from the PDS-1. When in the self-test mode, normal
data inputs to the PDS-l shall be disabled. The clock source while in this
mode may be either the normal clock from the data bus terminal or the Test
Clock defined in D. 3. 1. 2. 14. 1.
D. 3. 1. 2. 14.4 Lamp Test
The PFK pushbutton switch indicators and the discrete event light circuits
shall be designed to permit lamp testing when a remote switch is activated.
This will require activation of the lamp driver circuits via the panel-
mounted switch.
D. 3. 2 Operating Equipment
The DlA shall be designed to operate in a laboratory environment under the
following conditions:
A. Ambient Temperature - +10 0 to +30 0 C
B. Barometric Pressure - Sea level to 5,000 feet
C. Relative Humidity - 10 to 80 percent
D. 3. 3 Packaging
The DlA shall be packaged in a modular fa-shion to permit maintenance/repair
as well as provide for ease of growth. The equipment shall be des igned to
mount within a MlL-STD-189, 19-inch equipment rack with equipment slide
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capability. All logic cards and modules shall be of a plug-in nature to
facilitate fast replacement or addition. Maximum chassis depth shall
not exceed 20 inches (excluding rear-mounted connector) or 3.5 inches in
height. The equipment slides shall be provided. Weight shall be less
than 30 pounds. Connectors shall be accessible from the rear. No
special cooling shall be required.
D.4 QUALITY AND RELIABILITY
The construction of the DIA will reflect good standard practices. Com-
me rcially available parts such as plastic encapsulated semiconductors
are acceptable; however, the use of parts that have the best chance of
being available in high- reliability equivalents is recommended.
D. 5 DOCUMENTATION
Documentation on the design, operation, and fault isolation is required.
As a minimum, the following are required:
A. Functional Description
B. Ope rating Instructions
C. Electrical Schematics
D. Fault Isolation Description
E. Parts Lists
F. Programming Guide
NASA-MSFC
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